User's Manual

NEC

V850E/IA1

32-Bit Single-Chip Microcontrollers

Hardware

```
μPD703116

μPD703116(A)

μPD703116(A1)

μPD70F3116

μPD70F3116(A)

μPD70F3116(A1)
```

Document No. U14492EJ4V1UD00 (4th edition) Date Published April 2004 N CP(K)

© NEC Electronics Corporation 1999, 2002 Printed in Japan [MEMO]

(1) VOLTAGE APPLICATION WAVEFORM AT INPUT PIN

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (MAX) and V_{IH} (MIN) due to noise, etc., the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (MAX) and V_{IH} (MIN).

(2) HANDLING OF UNUSED INPUT PINS

Unconnected CMOS device inputs can be cause of malfunction. If an input pin is unconnected, it is possible that an internal input level may be generated due to noise, etc., causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using pull-up or pull-down circuitry. Each unused pin should be connected to VDD or GND via a resistor if there is a possibility that it will be an output pin. All handling related to unused pins must be judged separately for each device and according to related specifications governing the device.

③ PRECAUTION AGAINST ESD

A strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it when it has occurred. Environmental control must be adequate. When it is dry, a humidifier should be used. It is recommended to avoid using insulators that easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors should be grounded. The operator should be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with mounted semiconductor devices.

④ STATUS BEFORE INITIALIZATION

Power-on does not necessarily define the initial status of a MOS device. Immediately after the power source is turned ON, devices with reset functions have not yet been initialized. Hence, power-on does not guarantee output pin levels, I/O settings or contents of registers. A device is not initialized until the reset signal is received. A reset operation must be executed immediately after power-on for devices with reset functions.

These commodities, technology or software, must be exported in accordance with the export administration regulations of the exporting country. Diversion contrary to the law of that country is prohibited.

- The information in this document is current as of January, 2004. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC Electronics data sheets or data books, etc., for the most up-to-date specifications of NEC Electronics products. Not all products and/or types are available in every country. Please check with an NEC Electronics sales representative for availability and additional information.
- No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Electronics. NEC Electronics assumes no responsibility for any errors that may appear in this document.
- NEC Electronics does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC Electronics products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Electronics or others.
- Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of a customer's equipment shall be done under the full responsibility of the customer. NEC Electronics assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
- While NEC Electronics endeavors to enhance the quality, reliability and safety of NEC Electronics products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC Electronics products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment and anti-failure features.
- NEC Electronics products are classified into the following three quality grades: "Standard", "Special" and "Specific".

The "Specific" quality grade applies only to NEC Electronics products developed based on a customerdesignated "quality assurance program" for a specific application. The recommended applications of an NEC Electronics product depend on its quality grade, as indicated below. Customers must check the quality grade of each NEC Electronics product before using it in a particular application.

- "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots.
- "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support).
- "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.

The quality grade of NEC Electronics products is "Standard" unless otherwise expressly specified in NEC Electronics data sheets or data books, etc. If customers wish to use NEC Electronics products in applications not intended by NEC Electronics, they must contact an NEC Electronics sales representative in advance to determine NEC Electronics' willingness to support a given application.

(Note)

- (1) "NEC Electronics" as used in this statement means NEC Electronics Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC Electronics products" means any product developed or manufactured by or for NEC Electronics (as defined above).

Regional Information

Some information contained in this document may vary from country to country. Before using any NEC Electronics product in your application, please contact the NEC Electronics office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- · Product release schedule
- · Availability of related technical literature
- · Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

[GLOBAL SUPPORT] http://www.necel.com/en/support/support.html

NEC Electronics America, Inc. (U.S.) NEC Electronics (Europe) GmbH NEC Electronics Hong Kong Ltd. Santa Clara, California Duesseldorf, Germany Hong Kong Tel: 2886-9318 Tel: 408-588-6000 Tel: 0211-65030 800-366-9782 NEC Electronics Hong Kong Ltd. Sucursal en España

- Madrid, Spain Tel: 091-504 27 87
- Succursale Française Vélizy-Villacoublay, France Tel: 01-30-675800
- Filiale Italiana Milano, Italy Tel: 02-66 75 41
- Branch The Netherlands Eindhoven, The Netherlands Tel: 040-244 58 45
- Tyskland Filial Taeby, Sweden Tel: 08-63 80 820
- United Kingdom Branch Milton Keynes, UK Tel: 01908-691-133

Seoul Branch

Seoul. Korea Tel: 02-558-3737

NEC Electronics Shanghai Ltd. Shanghai, P.R. China Tel: 021-5888-5400

NEC Electronics Taiwan Ltd. Taipei. Taiwan Tel: 02-2719-2377

NEC Electronics Singapore Pte. Ltd. Novena Square, Singapore Tel: 6253-8311

5

J04.1

INTRODUCTION

Readers	This manual is intended for users who wish to understand the functions of the V850E/IA1 and design application systems using it. The target products are as follows.
	 Standard products: μPD703116, 70F3116 Special products: μPD703116(A), 703116(A1), 70F3116(A), 70F3116(A1)
Purpose	This manual introduces the hardware functions of the V850E/IA1 shown below for user's understanding.
Organization	This manual is divided into two parts: Hardware (this manual) and Architecture (V850E1 Architecture User's Manual).
	HardwareArchitecture• Pin functions• Data type• CPU function• Register set• Internal peripheral functions• Instruction format and instruction set• Flash memory programming• Interrupt and exception• Electrical specifications• Pipeline operation
How to Read This Manual	It is assumed that the readers of this manual have general knowledge in the fields of electrical engineering, logic circuits, and microcontrollers.
	 Cautions 1. The application examples in this manual apply to "standard" quality grade products for general electronic systems. When using an example in this manual for an application that requires a "special" quality grade product, thoroughly evaluate the component and circuit to be actually used to see if they satisfy the special quality grade. 2. When using this manual as a manual for a special grade product, read the part numbers as follows. µPD703116 → 703116(A), 703116(A1) µPD70F3116 → 70F3116(A), 70F3116(A1)
	 To find the details of a register where the name is known →Refer to APPENDIX C REGISTER INDEX.
	 To understand the details of an instruction function →Refer to the V850E1 Architecture User's Manual.
	 To know details of the electrical specifications of the V850E/IA1 →Refer to CHAPTER 18 ELECTRICAL SPECIFICATIONS.

	 To understand the overall fu →Read this manual accord 	
	reserved word in the dev	ose number is in angle brackets (<>) is defined as a rice file. at of each register describes 0 or 1, other values are
	The mark \star shows major rev	vised points.
Conventions	Data significance: Active low representation:	Higher digits on the left and lower digits on the right \overline{xxx} (overscore over pin or signal name)
	Memory map address:	Higher address on the top and lower address on the bottom
	Note:	Footnote for item marked with Note in the text
	Caution:	Information requiring particular attention
	Remark:	Supplementary information
	Numeric representation:	Binary xxxx or xxxxB
		Decimal xxxx
		Hexadecimal xxxxH
	Prefix indicating power of 2	
	(address space, memory	
	capacity):	K (kilo): 2 ¹⁰ = 1,024
		M (mega): $2^{20} = 1,024^{2}$
		G (giga): $2^{30} = 1,024^{3}$
	Data type:	Word 32 bits
		Halfword 16 bits
		Byte 8 bits
Related Documents	The related documents indicated	ated in this publication may include preliminary versions.

Documents related to V850E/IA1

However, preliminary versions are not marked as such.

Document Name	Document No.
V850E1 Architecture User's Manual	U14559E
V850E/IA1 Hardware User's Manual	This manual
V850E/IA1, V850E/IA2 AC Motor Inverter Control Using Vector Operation Application Note	U14868E
V850 Series Flash Memory Self-Programming User's Manual	U15673E

Document Name	Document No.	
IE-V850E-MC, IE-V850E-MC-A (In-Circuit Emulator)		U14487E
IE-703116-MC-EM1 (In-Circuit Emulator Option Board)		U14700E
CA850 Ver. 2.50 C Compiler Package	Operation	U16053E
	C Language	U16054E
	Assembly Language	U16042E
PM plus Ver. 5.10		U16569E
ID850 Ver. 2.50 Integrated Debugger	Operation	U16217E
SM850 Ver. 2.50 System Simulator	Operation	U16218E
SM850 Ver. 2.00 or Later System Simulator	External Part User Open Interface Specification	U14873E
RX850 Ver. 3.13 or Later Real-Time OS	Basics	U13430E
	Installation	U13410E
	Technical	U13431E
RX850 Pro Ver. 3.15 Real-Time OS	Basics	U13773E
	Installation	U13774E
	Technical	U13772E
RD850 Ver. 3.01 Task Debugger		U13737E
RD850 Pro Ver. 3.01 Task Debugger		U13916E
AZ850 Ver. 3.20 System Performance Analyz	zer	U14410E
PG-FP4 Flash Memory Programmer		U15260E

Documents related to development tools (User's Manuals)

CONTENTS

CHAPTE	ER 1 INTRODUCTION	
1.1	Outline	
1.2	Features	
1.3	Applications	
1.4	Ordering Information	
1.5	Pin Configuration (Top View)	
1.6	Configuration of Function Block	
	1.6.1 Internal block diagram	
	1.6.2 Internal units	27
1.7	Differences Between Products	
СНАРТЕ	ER 2 PIN FUNCTIONS	
2.1	List of Pin Functions	30
2.2	Pin Status	
2.3	Description of Pin Functions	
2.4	Types of Pin I/O Circuit and Connection of Unused Pins	
2.5	Pin I/O Circuits	47
СНАРТЕ	ER 3 CPU FUNCTION	
3.1	Features	
3.2	CPU Register Set	
	3.2.1 Program register set	50
	3.2.2 System register set	51
3.3	Operation Modes	53
	3.3.1 Operation modes	53
	3.3.2 Operation mode specification	54
3.4	Address Space	55
	3.4.1 CPU address space	55
	3.4.2 Image	
	3.4.3 Wrap-around of CPU address space	57
	3.4.4 Memory map	
	3.4.5 Area	59
	3.4.6 External memory expansion	63
	3.4.7 Recommended use of address space	64
	3.4.8 On-chip peripheral I/O registers	66
	3.4.9 Programmable peripheral I/O registers	77
	3.4.10 Specific registers	94
	3.4.11 System wait control register (VSWC)	94
	3.4.12 Cautions	94
СНАРТЕ	ER 4 BUS CONTROL FUNCTION	95
4.1	Features	
4.2	Bus Control Pins	
	4.2.1 Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access.	
4.3	Memory Block Function	

	4.3.1	Chip select control function	
4.4	Bus C	cycle Type Control Function	
4.5	Bus A	ccess	101
	4.5.1	Number of access clocks	101
	4.5.2	Bus sizing function	102
	4.5.3	Word data processing format	102
	4.5.4	Bus width	103
4.6	Wait F	Function	109
	4.6.1	Programmable wait function	109
	4.6.2	External wait function	111
	4.6.3	Relationship between programmable wait and external wait	
4.7	Idle St	tate Insertion Function	112
4.8	Bus H	old Function	113
	4.8.1	Function outline	113
	4.8.2	Bus hold procedure	
	4.8.3	Operation in power save mode	114
	4.8.4	Bus hold timing	
4.9		riority Order	
4.10	Bound	dary Operation Conditions	
	4.10.1	Program space	115
	4.10.2	Data space	115
		MEMORY ACCESS CONTROL FUNCTION	
5.1		I, External ROM, External I/O Interface	
	5.1.1	Features	
	5.1.2	SRAM, external ROM, external I/O access	117
			100
		MA FUNCTIONS (DMA CONTROLLER)	
6.1 6.2		res	
-		guration	
6.3		ol Registers	
	6.3.1	DMA source address registers 0 to 3 (DSA0 to DSA3)	
	6.3.2	DMA destination address registers 0 to 3 (DDA0 to DDA3)	
	6.3.3 6.3.4	DMA transfer count registers 0 to 3 (DBC0 to DBC3)	
	6.3.4 6.3.5	DMA addressing control registers 0 to 3 (DADC0 to DADC3)	
	6.3.5 6.3.6	DMA channel control registers 0 to 3 (DCHC0 to DCHC3)	
	6.3.0 6.3.7	DMA disable status register (DDIS) DMA restart register (DRST)	
	6.3.8	DMA register (DRST) DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)	
6.4		Bus States	
0.4	6.4.1	Types of bus states	
	6.4.1 6.4.2	DMAC bus cycle state transition	
6.5	-	fer Mode	
0.5	6.5.1	Single transfer mode	
	6.5.2	Single-step transfer mode	
	6.5.2	Block transfer mode	
6.6		fer Types	
0.0	6.6.1	Two-cycle transfer	
	0.0.1		

6.7	Trans	fer Target	142			
	6.7.1	Transfer type and transfer target	142			
	6.7.2	External bus cycles during DMA transfer (two-cycle transfer)	143			
6.8	DMA (Channel Priorities	143			
6.9	Next A	Address Setting Function	143			
6.10	DMA Transfer Start Factors					
6.11	Forcit	ole Interruption	146			
6.12	2 DMA Transfer End					
6.13	Forcit	ble Termination	146			
	6.13.1	Restriction related to DMA transfer forcible termination	146			
6.14	Times	Related to DMA Transfer	148			
6.15	Preca	utions	148			
	6.15.1	Interrupt factors	149			
		NTERRUPT/EXCEPTION PROCESSING FUNCTION				
7.1		res				
7.2		Aaskable Interrupt				
	7.2.1	Operation				
	7.2.2	Restore				
	7.2.3	Non-maskable interrupt status flag (NP)				
	7.2.4	Edge detection function				
7.3		able Interrupts				
	7.3.1	Operation				
	7.3.2	Restore				
	7.3.3	Priorities of maskable interrupts				
	7.3.4	Interrupt control register (xxICn).				
	7.3.5	Interrupt mask registers 0 to 3 (IMR0 to IMR3)				
	7.3.6	In-service priority register (ISPR)				
	7.3.7	Maskable interrupt status flag (ID)				
7 4	7.3.8	Interrupt trigger mode selection				
7.4		are Exception				
	7.4.1	Operation				
	7.4.2	Restore				
7.5	7.4.3	Exception status flag (EP)				
7.5	7.5.1	Illegal opcode definition				
	7.5.1	Debug trap				
7.6	-	Debug trap				
7.7	-	upt Response Time				
7.8		ds in Which Interrupts Are Not Acknowledged				
СНАРТ	ER 8 C	LOCK GENERATION FUNCTION				
8.1		res				
8.2		guration				
8.3		Clock Selection				
	8.3.1	Direct mode	191			
	8.3.2	PLL mode	191			
	8.3.3	Peripheral command register (PHCMD)	192			

 \star

	8.3.4	Clock control register (CKC)	193
	8.3.5	Peripheral status register (PHS)	195
8.4	PLL L	.ockup	
8.5	Power	r Save Control	
	8.5.1	Overview	197
	8.5.2	Control registers	
	8.5.3	HALT mode	
	8.5.4	IDLE mode	205
	8.5.5	Software STOP mode	
8.6	Secur	ring Oscillation Stabilization Time	209
	8.6.1	Oscillation stabilization time security specification	
	8.6.2	Time base counter (TBC)	
СНАРТ	FR 9 T	IMER/COUNTER FUNCTION (REAL-TIME PULSE UNIT)	211
9.1			
••••	9.1.1	Features (timer 0)	
	9.1.2	Function overview (timer 0)	
	9.1.3	Basic configuration	
	9.1.4	Control registers	
	9.1.5	Operation	
	9.1.6	Operation timing	
9.2		· 1	
	9.2.1	Features (timer 1)	
	9.2.2	Function overview (timer 1)	
	9.2.3	Basic configuration	
	9.2.4	Control registers	
	9.2.5	Operation	
	9.2.6	Supplementary description of internal operation	
9.3	Timer	⁻ 2	
	9.3.1	Features (timer 2)	
	9.3.2	Function overview (timer 2)	
	9.3.3	Basic configuration	
	9.3.4	Control registers	
	9.3.5	Operation	
	9.3.6	PWM output operation when timer 2 operates in compare mode	
9.4	Timer	3	
	9.4.1	Features (timer 3)	
	9.4.2	Function overview (timer 3)	
	9.4.3	Basic configuration	
	9.4.4	Control registers	
	9.4.5	Operation	
	9.4.6	Application examples	
	9.4.7	Precautions	
9.5	Timer	· 4	
	9.5.1	Features (timer 4)	
	9.5.2	Function overview (timer 4)	
	9.5.3	Basic configuration	
	9.5.4	Control register	

 \star

	9.5.5	Operation	
	9.5.6	Application example	400
	9.5.7	Precautions	400
9.6	Timer	Connection Function	401
	9.6.1	Overview	401
	9.6.2	Control register	402
CHAPTE		SERIAL INTERFACE FUNCTION	
10.1		res	
10.2	Async	chronous Serial Interface 0 (UART0)	
	10.2.1	Features	
	10.2.2	Configuration	
	10.2.3	Control registers	407
	10.2.4	Interrupt requests	414
	10.2.5	Operation	
	10.2.6	Dedicated baud rate generator 0 (BRG0)	427
	10.2.7	Precautions	434
10.3	Async	chronous Serial Interfaces 1, 2 (UART1, UART2)	
	10.3.1	Features	435
	10.3.2	Configuration	436
	10.3.3	Control registers	438
	10.3.4	Interrupt requests	447
	10.3.5	Operation	448
	10.3.6	Synchronous mode	457
	10.3.7	Dedicated baud rate generators 1, 2 (BRG1, BRG2)	462
10.4	Clocke	ed Serial Interfaces 0, 1 (CSI0, CSI1)	470
	10.4.1	Features	470
	10.4.2	Configuration	470
	10.4.3	Control registers	472
	10.4.4	Operation	486
	10.4.5	Output pins	501
	10.4.6	Dedicated baud rate generator 3 (BRG3)	
СНАРТЕ	ER 11	FCAN CONTROLLER	
11.1		ion Overview	
11.2	Confic	guration	507
11.3	-	guration of Messages and Buffers	
11.4	-	Stamp Function	
11.5		age Processing	
	11.5.1	Message transmission	
	11.5.2	Message reception	
11.6	Mask	Function	
11.7		col	
•	11.7.1	Protocol mode function	
	11.7.2	Message formats	
11.8		ions	
	11.8.1	Determination of bus priority	
	11.8.2	Bit stuffing	

* *

	11.8.3 Multi-master	528			
	11.8.4 Multi-cast	528			
	11.8.5 CAN sleep mode/CAN stop mode function	529			
	11.8.6 Error control function	529			
	11.8.7 Baud rate control function	532			
11.9	Cautions on Bit Set/Clear Function	535			
11.10	Control Registers				
11.11	Operations	589			
	11.11.1 Initialization processing	589			
	11.11.2 Transmit setting	602			
	11.11.3 Receive setting	603			
	11.11.4 CAN sleep mode	605			
	11.11.5 CAN stop mode	606			
11.12	Rules for Correct Setting of Baud Rate	608			
11.13	Ensuring Data Consistency	612			
	11.13.1 Sequential data read	612			
	11.13.2 Burst read mode	613			
11.14	Interrupt Conditions	614			
	11.14.1 Interrupts that are generated for FCAN controller	614			
	11.14.2 Interrupts that are generated for global CAN interface	614			
11.15	How to Shut Down FCAN Controller	615			
11.16	Cautions on Use	616			
CHAPTE	R 12 NBD FUNCTION (μPD70F3116)	618			
12.1		618			
12.1 12.2	NBD Function Register Map	618 619			
12.1 12.2 12.3	NBD Function Register Map NBD Function Protocol	618 619 620			
12.1 12.2	NBD Function Register Map NBD Function Protocol NBD Function				
12.1 12.2 12.3	NBD Function Register Map. NBD Function Protocol. NBD Function	618 619 620 623 623			
12.1 12.2 12.3	NBD Function Register Map. NBD Function Protocol. NBD Function	618 619 620 623 623 623 625			
12.1 12.2 12.3 12.4	NBD Function Register Map. NBD Function Protocol. NBD Function . 12.4.1 RAM monitoring, accessing NBD space. 12.4.2 Event detection function . 12.4.3 Chip ID registers (TID0 to TID2).	618 619 620 623 623 625 625 626			
12.1 12.2 12.3 12.4	NBD Function Register Map	618 619 620 623 623 625 626 626 627			
12.1 12.2 12.3 12.4	NBD Function Register Map. NBD Function Protocol. NBD Function . 12.4.1 RAM monitoring, accessing NBD space. 12.4.2 Event detection function 12.4.3 Chip ID registers (TID0 to TID2). Control Registers Restrictions on NBD	618 619 620 623 623 625 625 626 627 630			
12.1 12.2 12.3 12.4	NBD Function Register Map	618 619 620 623 623 625 625 626 626 627 630 630			
12.1 12.2 12.3 12.4	NBD Function Register Map. NBD Function Protocol. NBD Function . 12.4.1 RAM monitoring, accessing NBD space. 12.4.2 Event detection function 12.4.3 Chip ID registers (TID0 to TID2). Control Registers Restrictions on NBD. 12.6.1 General restrictions 12.6.2 Restrictions related to read or write of RAM by NBD.	618 619 620 623 623 625 625 626 627 630 630 630			
12.1 12.2 12.3 12.4	NBD Function Register Map. NBD Function Protocol. NBD Function . 12.4.1 RAM monitoring, accessing NBD space. 12.4.2 Event detection function 12.4.3 Chip ID registers (TID0 to TID2). Control Registers Restrictions on NBD 12.6.1 General restrictions 12.6.2 Restrictions related to read or write of RAM by NBD. 12.6.3 Restrictions related to NBD event trigger function	618 619 620 623 623 625 625 626 626 627 630 630 630 630			
12.1 12.2 12.3 12.4 12.5 12.5	NBD Function Register Map	618 619 620 623 623 625 626 626 627 630 630 630 630 630			
12.1 12.2 12.3 12.4	NBD Function Register Map. NBD Function Protocol. NBD Function . 12.4.1 RAM monitoring, accessing NBD space. 12.4.2 Event detection function 12.4.3 Chip ID registers (TID0 to TID2). Control Registers Restrictions on NBD 12.6.1 General restrictions 12.6.2 Restrictions related to read or write of RAM by NBD. 12.6.3 Restrictions related to NBD event trigger function	618 619 620 623 623 625 626 626 627 630 630 630 630 630			
12.1 12.2 12.3 12.4 12.5 12.5 12.6	NBD Function Register Map	618 619 620 623 623 625 625 626 627 630 630 630 630 630 630 631			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.7 CHAPTE	NBD Function Register Map	618 619 620 623 623 625 626 626 627 630 630 630 630 630 630 630			
12.1 12.2 12.3 12.4 12.5 12.5 12.6 12.7 CHAPTE 13.1	NBD Function Register Map	618 619 620 623 623 625 625 626 627 630 630 630 630 630 630 633 633 635			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 CHAPTE 13.1 13.2	NBD Function Register Map	618 619 620 623 623 625 625 626 627 630 630 630 630 630 630 630 633 635 635			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.7 CHAPTE 13.1 13.2 13.3	NBD Function Register Map	618 619 620 623 623 625 626 626 626 627 630 630 630 630 630 630 630 630 630 630			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 CHAPTE 13.1 13.2 13.3 13.4	NBD Function Register Map	618 619 620 623 623 625 626 626 627 630 630 630 630 630 630 630 630			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 12.7 CHAPTE 13.1 13.2 13.3	NBD Function Register Map	618 619 620 623 623 625 626 626 627 630 630 630 630 630 630 630 630 631 635 635 635 635 635 639 648 648			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 CHAPTE 13.1 13.2 13.3 13.4	NBD Function Register Map	618 619 620 623 623 625 626 626 627 630 630 630 630 630 630 630 630 630 630			
12.1 12.2 12.3 12.4 12.5 12.6 12.7 CHAPTE 13.1 13.2 13.3 13.4	NBD Function Register Map	618 619 620 623 623 625 626 626 627 630 630 630 630 630 630 630 630			

	13.6.1	Operation in select mode	653
	13.6.2	Operation in scan mode	654
13.7	Operati	ion in A/D Trigger Polling Mode	655
	13.7.1	Operation in select mode	655
	13.7.2	Operation in scan mode	656
13.8	Operat	ion in Timer Trigger Mode	657
	13.8.1	Operation in select mode	657
	13.8.2	Operation in scan mode	658
13.9	Operat	ion in External Trigger Mode	659
	13.9.1	Operation in select mode	659
	13.9.2	Operation in scan mode	660
13.10	Precau	tions on Operation	661
		Stopping A/D conversion operation	
		Trigger input during A/D conversion operation	
		External or timer trigger interval	
		Operation in standby modes	
		Compare match interrupt in timer trigger mode	
		Timing that makes the A/D conversion result undefined	
13.11	How to	Read A/D Converter Characteristics Table	663
		PORT FUNCTIONS	
14.1		es	
14.2		Configuration of Ports	
14.3		nctions of Each Port	
	14.3.1	Port 0	
	14.3.2	Port 1	683
	14.3.2 14.3.3	Port 1 Port 2	683
	14.3.2 14.3.3 14.3.4	Port 1 Port 2 Port 3	
	14.3.2 14.3.3 14.3.4 14.3.5	Port 1 Port 2 Port 3 Port 4	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6	Port 1 Port 2 Port 3 Port 4 Port DH	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7	Port 1 Port 2 Port 3 Port 4 Port DH Port DL	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT	
14.4	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CM	
14.4	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CT Port CM ion of Port Function	
14.4	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operat	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CT Port CM Writing to I/O port	
14.4	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operat 14.4.1	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CT Port CM ion of Port Function	
14.4	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operat 14.4.1 14.4.2 14.4.3	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CM Writing to I/O port Reading from I/O port.	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operat 14.4.1 14.4.2 14.4.3	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CM ion of Port Function Writing to I/O port Reading from I/O port Output status of alternate function in control mode	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operat 14.4.1 14.4.2 14.4.3 Noise E	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CT Port CM ion of Port Function Writing to I/O port Reading from I/O port Output status of alternate function in control mode Eliminator	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operati 14.4.1 14.4.2 14.4.3 Noise E 14.5.1	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CM ion of Port Function Writing to I/O port Reading from I/O port Output status of alternate function in control mode Interrupt pins	
	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operat 14.4.1 14.4.2 14.4.3 Noise E 14.5.1 14.5.2	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CT Port CM ion of Port Function Writing to I/O port Reading from I/O port Output status of alternate function in control mode Eliminator Interrupt pins Timer 10, timer 11, timer 3 input pins	
14.5	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operati 14.4.1 14.4.2 14.4.3 Noise E 14.5.1 14.5.2 14.5.3	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CT Port CM ion of Port Function Writing to I/O port Reading from I/O port Output status of alternate function in control mode Eliminator Interrupt pins Timer 10, timer 11, timer 3 input pins	
14.5	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operati 14.4.1 14.4.2 14.4.3 Noise E 14.5.1 14.5.2 14.5.3 R 15 R	Port 1 Port 2 Port 3 Port 4 Port DH Port DL Port CS Port CT Port CM ion of Port Function Writing to I/O port Reading from I/O port Output status of alternate function in control mode Eliminator Interrupt pins Timer 10, timer 11, timer 3 input pins Timer 2 input pins	
14.5 CHAPTE	14.3.2 14.3.3 14.3.4 14.3.5 14.3.6 14.3.7 14.3.8 14.3.9 14.3.10 Operati 14.4.1 14.4.2 14.4.3 Noise E 14.5.1 14.5.2 14.5.3 R 15 R Feature	Port 1Port 2Port 3Port 3Port 4Port DHPort DLPort DLPort CSPort CSPort CTPort CTPort CMPort CM Port CMPort C	

 \star

CHAPTE	R 16	FLASH MEMORY (µPD70F3116)	720			
16.1	Featu	res	720			
16.2	Writing by Flash Programmer					
16.3	Programming Environment7					
16.4	Communication Mode					
16.5	Pin C	onnection	724			
	16.5.1	VPP pin	724			
	16.5.2	Serial interface pin	724			
	16.5.3	RESET pin	726			
	16.5.4	NMI pin	726			
	16.5.5	MODE0 to MODE2 pins	726			
	16.5.6	Port pins	726			
	16.5.7	Other signal pins	726			
	16.5.8	Power supply				
16.6	-	amming Method				
	16.6.1	Flash memory control				
	16.6.2	Flash memory programming mode				
	16.6.3	Selection of communication mode				
	16.6.4	Communication commands				
16.7		Memory Programming by Self-Programming				
	16.7.1	Outline of self-programming				
	16.7.2	Self-programming function				
	16.7.3	Outline of self-programming interface				
	16.7.4	Hardware environment				
	16.7.5	Software environment				
	16.7.6	Self-programming function number				
	16.7.7	Calling parameters				
	16.7.8	Contents of RAM parameters				
	16.7.9	Errors during self-programming				
	16.7.1					
		1 Area number				
		2 Flash programming mode control register (FLPMC)				
		 Calling device internal processing Erasing flash memory flow 				
		o i				
		5 Continuous writing flow				
		 Internal verify flow Acquiring flash information flow 				
		8 Self-programming library				
16.8		o Distinguish Flash Memory and Mask ROM Versions				
10.0	11011					
CHAPTE	R 17	TURNING ON/OFF POWER	752			
CHAPTE	R 18	ELECTRICAL SPECIFICATIONS	754			
18.1		al Operation Mode				
18.2	Flash	Memory Programming Mode (µPD70F3116 only)	780			
CHAPTE	R 19	PACKAGE DRAWING	782			

CHAPTER 20 RECOMMENDED SOLDERING CONDITIONS	783
APPENDIX A NOTES	784
A.1 Restriction on Conflict Between sld Instruction and Interrupt Request	
A.1.1 Description	784
A.1.2 Countermeasure	784
APPENDIX B NOTES ON TARGET SYSTEM DESIGN	785
APPENDIX C REGISTER INDEX	786
APPENDIX D INSTRUCTION SET LIST	
D.1 Functions	797
D.2 Instruction Set (Alphabetical Order)	800
APPENDIX E REVISION HISTORY	
E.1 Major Revisions in This Edition	
E.2 Revision History up to Previous Edition	809

 \star

CHAPTER 1 INTRODUCTION

The V850E/IA1 is a product in the V850 Series of NEC Electronics Corporation single-chip microcontrollers. This chapter provides an overview of the V850E/IA1.

1.1 Outline

The V850E/IA1 is a 32-bit single-chip microcontroller that realizes high-precision inverter control of a motor due to high-speed operation. It uses the V850E1 CPU of the V850 Series and has on-chip ROM, RAM, bus interface, DMA controller, a variety of timers including a 3-phase sine wave PWM timer for a motor, various serial interfaces including FCAN, and peripheral facilities such as A/D converters.

(1) Implementation of V850E1 CPU

The V850E1 CPU supports a RISC instruction set in which instruction execution speeds are increased greatly through the use of basic instructions that execute one instruction per clock and optimized pipelines. Moreover, it supports multiply instructions using a 32-bit hardware multiplier, saturated product-sum operation instructions, and bit manipulation instructions as optimum instructions for digital servo control applications. Object code efficiency is increased in the C compiler by using 2-byte length basic instructions and instructions corresponding to high-level languages, which makes a program compact.

Furthermore, since interrupt response time including processing by the on-chip interrupt controller also is fast, this CPU is suited to the realm of advanced real-time control.

(2) External bus interface function

As the external bus interface, there is a multiplex bus configuration that is an address bus (24 bits) and data bus (select 8 bits or 16 bits) suitable for compact system design. SRAM and ROM memories can be connected.

In the DMA controller, a transfer is started using software and transfers between external memories can be made concurrent with internal CPU operations or data transfers. Real-time control such as motor control or communication control also can be realized simultaneously due to high speed, high-performance CPU instruction execution.

(3) On-chip flash memory (μPD70F3116)

The on-chip flash memory version (μ PD70F3116), which has a quickly accessible flash memory on-chip, can shorten system development time since it is possible to rewrite a program with the V850E/IA1 mounted in an application system. Moreover, it can greatly improve maintainability after a system ships.

(4) Complete middleware, development environment products

The V850E/IA1 can execute JPEG, JBIG, MH/MR/MMR and other middleware fast. Moreover, since middleware for realizing speech recognition, speech synthesis, and other processing also is provided, multimedia systems can be realized easily by combining with this middleware.

A development environment that integrates an optimizing C compiler, debugger, in-circuit emulator, simulator, and system performance analyzer also is provided.

Table 1-1 lists the differences between the V850E/IA1 and V850E/IA2. Table 1-2 lists the differences between the V850E/IA1 and V850E/IA2 register setting values.

	Item	V850E/IA1	V850E/IA2
Maximum operating frequency		50 MHz ^{Note}	40 MHz
Internal ROM Mask ROM		μPD703116: 256 KB	μPD703114: 128 KB
	Flash memory	μPD70F3116: 256 KB	μPD70F3114: 128 KB
Internal RAM		10 KB	6 KB
Timer	Timer 00, 01	Provided	Buffer register, compare register, and compare match interrupt added
	Timer 10, 11	Provided	Timer 10: Provided, Timer 11: Not provided
	Timer 20, 21	Provided	Provided
	Timer 3	Provided	TO3 output buffer off function added by INTP4 input
	Timer 4	Provided	Provided
Serial interface	UART0	Provided	Provided
	UART1	Provided	Provided (pins also used with CSI1)
	UART2	Provided	Not provided
	CSI0	Provided	Provided
	CSI1	Provided	Provided (pins also used with UART1)
	FCAN	Provided	Not provided
Debug support function	NBD	Provided	Not provided
A/D converter Analog input		Total of two circuits: 16 ch A/D converter 0: 8 ch A/D converter 1: 8 ch	Total of two circuits: 14 ch A/D converter 0: 6 ch A/D converter 1: 8 ch
	AVDD, AVREF pins	Independent pins	Alternate-function pins
Supply voltage		V _{DD3} = 3.3 V ±0.3 V V _{DD5} = 5.0 V ±0.5 V	$V_{DD} = RV_{DD} = 5.0 \text{ V} \pm 0.5 \text{ V}$ Internal regulator
Package		144-pin plastic LQFP	100-pin plastic LQFP 100-pin plastic QFP

Table 1-1. Differences Between V850E/IA1 and V850E/IA2

*

Note The maximum operating frequency of the in-circuit emulator is 40 MHz. A frequency of 50 MHz can be supported by upgrading the in-circuit emulator, so contact an NEC Electronics sales representative or distributor.

Remark For details, refer to the user's manual of each product.

Table 1-2. Differences Between V850E/IA1 and V850E/IA2 Register Setting Values

Register Name	V850E/IA1 ^{Note}	V850E/IA2
System wait control register (VSWC)	12H	02H
Timer 1/timer 2 clock selection register (PRM02)	00H or 01H	01H (initial value 00H)

★ Notes 1. Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is 1B (fcLK = fxx/2)

Remark For details, refer to the user's manual of each product.

*

^{2.} Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register $(PRM02) = 0B (f_{CLK} = f_{XX}/4).$

1.2 Features

O Number of instructions	83			
O Minimum instruction execution time				
	20 ns (@ internal 50 MHz operation)		
O General-purpose registers	32 bits × 32 registers			
O Instruction set	V850E1 CPU Signed multiplication (32 bits × 32 bits → 64 bits): 1 or 2 clocks Saturated operation instructions (with overflow/underflow detection function) 32-bit shift instruction: 1 clock Bit manipulation instructions Long/short format load/store instructions Signed load instructions			
O Memory space	256 MB linear address space (shared by program and data) Chip select output function: 8 spaces Memory block division function: 2, 4, or 8 MB/block Programmable wait function Idle state insertion function			
O External bus interface	16-bit data bus (address/data multiplex) 16-/8-bit bus sizing function Bus hold function External wait function			
O On-chip memory	—			
	Product Name	Internal ROM	Internal RAM	
	μPD703116	256 KB (mask ROM)	10 KB	
	μPD70F3116	256 KB (flash memory)	10 KB	
O Interrupts/exceptions	External interrupts: 20 (including NM Internal interrupts: 45 sources Exceptions: 1 cause	ЛI)		

O Memory access control SRAM controller

8 levels of priority definable

O DMA controller	4-channel configuration Transfer unit: Maximum transfer count: Transfer type: Transfer modes: Transfer subjects: Transfer requests: Next address setting fund	2-cycle transfer Single transfer, single-step transfer, block transfer Memory \leftrightarrow Memory, Memory \leftrightarrow I/O, I/O \leftrightarrow I/O On-chip peripheral I/O, software
O I/O lines	Input ports: 8 I/O ports: 75	
O Real-time pulse unit	16-bit up/down counter/ti General-purpose 16-bit t	sine wave PWM inverter control: 2 channels mer for 2-phase encoder input: 2 channels imer/counter: 2 channels imer/event counter: 1 channel nannel
O Serial interface (SIO)	Asynchronous serial inte Clocked serial interface (FCAN (Full Controller Ar	-
O NBD (Non Break Debug) fu	nction: 1 channel (µPD70I RAM monitoring Event detection	F3116 only)
O A/D converter	10-bit resolution A/D con	verter: 8 channels × 2 units
O Clock generator	Multiplication function (× Divide-by-2 function usin	1, \times 2.5, \times 5, \times 10) using PLL clock synthesizer g external clock input
O Power-saving function	HALT, IDLE, and softwar	e STOP modes
O Power supply voltage	Internal unit: 3.3 V, A/D	converter: 5 V, external pin: 5 V
O Package	144-pin plastic LQFP (fin	e pitch) (20 \times 20)
O CMOS technology	Full static circuits	

1.3 Applications

- μPD703116, 70F3116: Consumer equipment (inverter air conditioner)
 Industrial equipment (motor control, general-purpose inverter)
- µPD703116(A), 703116(A1), 70F3116(A), 70F3116(A1): Automobile applications (electrical power steering, electric car control)

1.4 Ordering Information

Part No.	Package	Quality Grade
μPD703116GJ-xxx-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μΡD70F3116GJ-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Standard
μΡD703116GJ(A)-xxx-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Special
μΡD703116GJ(A1)-xxx-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Special
μΡD70F3116GJ(A)-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Special
μPD70F3116GJ(A1)-UEN	144-pin plastic LQFP (fine pitch) (20×20)	Special

Remark xxx indicates the ROM code suffix.

Please refer to "Quality Grades on NEC Semiconductor Devices" (Document No. C11531E) published by NEC Electronics Corporation to know the specification of the quality grade on the device and its recommended applications.

Differences between µPD703116, 703116(A), 703116(A1), 70F3116, 70F3116(A), and 70F3116(A1)

Part No.	μPD703116	μPD703116(A)	μPD703116(A1)	μPD70F3116	μPD70F3116(A)	μPD70F3116(A1)
Item						
Quality grade	Standard grade	Special grade		Standard grade	Special grade	
Maximum operating frequency (MHz)	50 ^{Note}		32	50 ^{Note}		32
Operating ambient temperature (T _A)	–40 to +85°C		–40 to +110°C	–40 to +85°C		–40 to +110°C


*

Note The maximum operating frequency of the in-circuit emulator is 40 MHz. A frequency of 50 MHz can be supported by upgrading the in-circuit emulator, so contact an NEC Electronics sales representative or distributor.

1.5 Pin Configuration (Top View)

• 144-pin plastic LQFP (fine pitch) (20×20)

μPD703116GJ-×××-UEN, 703116GJ(A)-×××-UEN, 703116GJ(A1)-×××-UEN μPD70F3116GJ-UEN, 70F3116GJ(A)-UEN, 70F3116GJ(A1)-UEN




Pin Identification

A16 to A23:	Address bus	P20 to P27:	Port 2
AD0 to AD15:	Address/data bus	P30 to P37:	Port 3
AD0_DBG to AD3_DBG	: Debug address/data bus	P40 to P47:	Port 4
ADTRG0, ADTRG1:	A/D trigger input	PCM0 to PCM4:	Port CM
ANI00 to ANI07,	Analog input	PCS0 to PCS7:	Port CS
ANI10 to ANI17:		PCT0 to PCT7:	Port CT
ASCK1, ASCK2:	Asynchronous serial clock	PDH0 to PDH7:	Port DH
ASTB:	Address strobe	PDL0 to PDL15:	Port DL
AVdd:	Analog power supply	RD:	Read strobe
AVREF0, AVREF1:	Analog reference voltage	RESET:	Reset
AVss:	Analog ground	RXD0 to RXD2:	Receive data
CKSEL:	Clock generator operating mode select	SCK0, SCK1:	Serial clock
CLK_DBG:	Debug clock	SI0, SI1:	Serial input
CLKOUT:	Clock output	SO0, SO1:	Serial output
CRXD:	Receive data for controller area network	SYNC:	Debug synchronization
$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$:	Chip select	TCLR10, TCLR11,	Timer clear
CTXD:	Transmit data for controller area network	TCLR2, TCLR3:	
CVDD:	Clock generator power supply	TCUD10, TCUD11:	Timer control pulse input
CVss:	Clock generator ground	TI2, TI3:	Timer input
ESO0, ESO1:	Emergency shut off	TIUD10, TIUD11:	Timer count pulse input
HLDAK:	Hold acknowledge	TO000 to TO005,	Timer output
HLDRQ:	Hold request	TO010 to TO015,	
IC1 to IC5:	Internally connected	TO10, TO11,	
INTP0 to INTP6,	External interrupt input	TO21 to TO24, TO3:	
INTP100, INTP101,		TRIG_DBG:	Debug trigger
INTP110, INTP111,		TXD0 to TXD2:	Transmit data
INTP20 to INTP25,		UWR:	Upper write strobe
INTP30, INTP31:		Vdd3, Vdd5:	Power supply
LWR:	Lower write strobe	Vpp:	Programming power supply
MODE0 to MODE2:	Mode	Vss3, Vss5:	Ground
NMI:	Non-maskable interrupt request	WAIT:	Wait
P00 to P07:	Port 0	X1, X2:	Crystal
P10 to P15:	Port 1		

1.6 Configuration of Function Block

1.6.1 Internal block diagram



1.6.2 Internal units

(1) CPU

The CPU uses 5-stage pipeline control to execute address calculation, arithmetic and logical operation, data transfer, and most other instruction processing in one clock.

A multiplier (16 bits \times 16 bits \rightarrow 32 bits or 32 bits \times 32 bits \rightarrow 64 bits), barrel shifter (32-bit), and other dedicated hardware are on-chip to accelerate complex instruction processing.

(2) Bus control unit (BCU)

The BCU starts a required external bus cycle based on a physical address obtained from the CPU. If there is no bus cycle start request from the CPU when fetching an instruction from an external memory area, the BCU generates a prefetch address and prefetches the instruction code. The prefetched instruction code is fetched into the internal instruction queue of the CPU.

(3) Memory controller (MEMC)

The MEMC controls SRAM, ROM, and various I/O for external memory expansion.

(4) DMA controller (DMAC)

The DMA transfers data between memory and I/O in place of the CPU.

The address mode is two-cycle transfer. The three bus modes are single transfer, single-step transfer, and block transfer.

(5) ROM

There is on-chip flash memory (256 KB) in the μ PD70F3116, and mask ROM (256 KB) in the μ PD703116. On an instruction fetch, the ROM can be accessed by the CPU in one clock.

When single-chip mode 0 or flash memory programming mode is set, ROM is mapped starting from address 00000000H.

When single-chip mode 1 is set, it is mapped starting from address 00100000H. ROM cannot be accessed if ROMless mode 0 or 1 is set.

(6) RAM

RAM is mapped starting from address FFFFC000H.

It can be accessed by the CPU in one clock on an instruction fetch or data access.

(7) Interrupt controller (INTC)

The INTC services hardware interrupt requests from on-chip peripheral I/O and external sources (NMI, INTP0 to INTP6, INTP20 to INTP25, INTP30, INTP31, INTP100, INTP101, INTP110, INTP111). For these interrupt requests, eight levels of interrupt priority can be defined and multiprocessing controls against the interrupt sources can be performed.

(8) Clock generator (CG)

The CG provides a frequency that is 1, 2.5, 5, or 10 times (using the on-chip PLL) or 1/2 times (not using the on-chip PLL) the input clock (fx) as the internal system clock (fxx). As the input clock, connect an external resonator to pins X1 and X2 (only when using the on-chip PLL synthesizer) or input an external clock from the X1 pin.

(9) Real-time pulse unit (RPU)

The RPU has a 2-channel 16-bit timer (TM0) for 3-phase sine wave PWM inverter control, a 2-channel 16-bit up/down counter (TM1) that can be used for 2-phase encoder input or as a general-purpose timer, a 2-channel 16-bit general-purpose timer unit (TM2), a 1-channel 16-bit timer/event counter (TM3), and a 1-channel 16-bit interval timer (TM4) on-chip. The RPU can measure the pulse interval or frequency and can output a programmable pulse.

(10) Serial interface (SIO)

A 3-channel asynchronous serial interface (UART), 2-channel clocked serial interface (CSI), and 1-channel FCAN are provided as serial interfaces.

The UART performs data transfer using pins TXDn and RXDn (n = 0 to 2).

The CSI performs data transfer using pins SOm, SIm, and \overline{SCKm} (m = 0, 1).

FCAN performs data transfer using pins CTXD and CRXD.

(11) NBD function

There is a 1-channel NBD on-chip as a debugging interface (μ PD70F3116 only).

(12) A/D converter (ADC)

Two units of a high-speed, high-resolution 10-bit A/D converter having eight analog input pins are implemented. The ADC converts using a successive approximation method.

(13) Ports

As shown in the table below, ports function as general-purpose ports and as control pins.

Port	I/O	Control Functions
Port 0	8-bit input	NMI input Real-time pulse unit output stop signal input External interrupt input A/D converter external trigger input
Port 1	6-bit I/O	Real-time pulse unit I/O External interrupt input
Port 2	8-bit I/O	Real-time pulse unit I/O External interrupt input
Port 3	8-bit I/O	Serial interface I/O (UART0 to UART2)
Port 4	8-bit I/O	Serial interface I/O (CSI0, CSI1, FCAN)
Port DH	8-bit I/O	External address bus (A16 to A23)
Port DL	16-bit I/O	External address/data bus (AD0 to AD15)
Port CS	8-bit I/O	External bus interface control signal output
Port CT	8-bit I/O	External bus interface control signal output
Port CM	5-bit I/O	Wait insertion signal input Internal system clock output External bus interface control signal I/O

1.7 Differences Between Products

Item	μPD703116	μPD703116(A)	μPD703116(A1)	μPD70F3116	μPD70F3116(A)	μPD70F3116(A1)
Internal ROM	Mask ROM			Flash memory		
	256 KB	256 KB				
Internal RAM	10 KB					
NBD (Non Break Debug) function	Not provided Provided (IC1 to IC4) (TRIG_DBG, AD0_DBG to AD3_DBG, SYNC, CLK_DBG)				3G, SYNC,	
Flash memory programming pin	Not provided (IC5)		Provided (VPP)			
Flash memory programming mode	Not provided			Provided (MODE0 = H/L, MODE1 = H, MODE2 = L, VPP = 7.8 V)		
Quality grade	Standard grade	Special grade		Standard grade	Special grade	
Electrical specifications	The maximum operating frequency, operating ambient temperature, and current consumption differ (refer to the data sheet of each product).					
Other	The noise immun	The noise immunity and noise radiation differ because the circuit scale and mask layout are different.				

CHAPTER 2 PIN FUNCTIONS

The names and functions of the V850E/IA1 pins are shown below. These pins can be divided by function into port pins and non-port pins.

2.1 List of Pin Functions

(1) Port pins

Pin Name	I/O	Function	Alternate Function
P00	I	Port 0	NMI
P01		8-bit input-only port	ESO0/INTP0
P02		P00 is also used for indicating the NMI pin status. The NMI pin level can be read by reading the P0.P00 bit. P00 functions as an NMI input when a	ESO1/INTP1
P03		valid edge is input.	ADTRG0/INTP2
P04			ADTRG1/INTP3
P05			INTP4
P06			INTP5
P07			INTP6
P10	I/O	Port 1	TIUD10/TO10
P11		6-bit I/O port	TCUD10/INTP100
P12		Input/output can be specified in 1-bit units.	TCLR10/INTP101
P13			TIUD11/TO11
P14			TCUD11/INTP110
P15			TCLR11/INTP111
P20	I/O	Port 2	TI2/INTP20
P21		8-bit I/O port	TO21/INTP21
P22		Input/output can be specified in 1-bit units.	TO22/INTP22
P23			TO23/INTP23
P24			TO24/INTP24
P25			TCLR2/INTP25
P26			TI3/TCLR3/INTP30
P27			TO3/INTP31
P30	I/O	Port 3	RXD0
P31		8-bit I/O port Input/output can be specified in 1-bit units.	TXD0
P32		inpuvouput can be specified in 1-bit units.	RXD1
P33			TXD1
P34			ASCK1
P35			RXD2
P36	1		TXD2
P37	1		ASCK2

		1->	
- 1	12	/31	

Pin Name	I/O	Function	Alternate Function		
P40	I/O	I/O	Port 4	SIO	
P41		8-bit I/O port Input/output can be specified in 1-bit units.	SO0		
P42			SCK0		
P43			SI1		
P44			SO1		
P45			SCK1		
P46			CRXD		
P47			CTXD		
PCM0	I/O	Port CM 5-bit I/O port Input/output can be specified in 1-bit units.	WAIT		
PCM1			CLKOUT		
PCM2	In		HLDAK		
PCM3			HLDRQ		
PCM4			_		
PCT0	I/O	Port CT	LWR		
PCT1	8-bit I/O port	8-bit I/O port Input/output can be specified in 1-bit units.	UWR		
PCT2			-		
PCT3			-		
PCT4			RD		
PCT5			_		
PCT6			ASTB		
PCT7			-		
PCS0	I/O	Port CS	CS0		
PCS1		8-bit I/O port	CS1		
PCS2		Input/output can be specified in 1-bit units.	CS2		
PCS3			CS3		
PCS4			CS4		
PCS5			CS5		
PCS6			CS6		
PCS7			CS7		
PDH0	I/O	Port DH	A16		
PDH1		8-bit I/O port Input/output can be specified in 1-bit units.	A17		
PDH2			A18		
PDH3					A19
PDH4			A20		
PDH5	1		A21		
PDH6			A22		
PDH7	7		A23		

			(3/3)
Pin Name	I/O	Function	Alternate Function
PDL0	I/O	Port DL	AD0
PDL1		16-bit I/O port	AD1
PDL2		Input/output can be specified in 1-bit units.	AD2
PDL3			AD3
PDL4			AD4
PDL5			AD5
PDL6			AD6
PDL7			AD7
PDL8			AD8
PDL9			AD9
PDL10			AD10
PDL11			AD11
PDL12			AD12
PDL13			AD13
PDL14			AD14
PDL15			AD15

(2) Non-port pins

Pin Name	I/O	Function	Alternate Function	
TO000	0	Timer 00 pulse signal output	_	
TO001	-		_	
TO002			_	
TO003			_	
TO004			_	
TO005			_	
TO010	0	Timer 01 pulse signal output	-	
TO011			_	
TO012			_	
TO013		-		
TO014		_		
TO015			_	
TO10	0	Timer 10 or 11 pulse signal output	P10/TIUD10	
TO11			P13/TIUD11	
TO21	0	Timer 2 pulse signal output	P21/INTP21	
TO22			P22/INTP22	
TO23			P23/INTP23	
TO24			P24/INTP24	
TO3	0	Timer 3 pulse signal output	P27/INTP31	
ESO0	I	Timer 00 or 01 output stop signal input	P01/INTP0	
ESO1			P02/INTP1	
TIUD10	I	10 I External cou	External count clock input to up/down counter (timer 10 or 11)	P10/TO10
TIUD11			P13/TO11	
TCUD10	D I Count operation switching signal to up/down counter (timer	Count operation switching signal to up/down counter (timer 10 or 11)	P11/INTP100	
TCUD11			P14/INTP110	
TCLR10	I	Clear signal input to up/down counter (timer 10 or 11)	P12/INTP101	
TCLR11			P15/INTP111	
TI2	I	Timer 2 or 3 external count clock input	P20/INTP20	
TI3			P26/INTP30/TCLR3	
TCLR2	I	Timer 2 or 3 clear signal input	P25/INTP25	
TCLR3			P26/INTP31/TI3	
INTP0	I External maskable interrupt request input	P01/ESO0		
INTP1			P02/ESO1	
INTP2	1		P03/ADTRG0	
INTP3	1		P04/ADTRG1	
INTP4	1		P05	
INTP5	1		P06	
INTP6			P07	

	1		(2/3)
Pin Name	I/O	Function	Alternate Function
INTP100	I	External maskable interrupt request input and timer 10 external capture	P11/TCUD10
INTP101		trigger input	P12/TCLR10
INTP110	I	External maskable interrupt request input and timer 11 external capture	P14/TCUD11
INTP111		trigger input	P15/TCLR11
INTP20	I	External maskable interrupt request input and timer 2 external capture	P20/TI2
INTP21		trigger input	P21/TO21
INTP22			P22/TO22
INTP23			P23/TO23
INTP24			P24/TO24
INTP25			P25/TCLR2
INTP30	I External maskable interrupt request input and timer 3 external capture	P26/TI3/TCLR3	
INTP31	1	trigger input	P27/TO3
SO0	O Serial transmit data output (3-wire) of CSI0 and CSI1		P41
SO1			P44
SIO	I	Serial receive data input (3-wire) of CSI0 and CSI1	P40
SI1			P43
SCK0	I/O Serial clock I/O (3-wire) of CSI0 and CSI1	P42	
SCK1			P45
TXD0	0	Serial transmit data output of UART0 to UART2	P31
TXD1		P33	
TXD2			P36
RXD0	I	I Serial receive data input of UART0 to UART2	P30
RXD1			P32
RXD2			P35
ASCK1	I/O	Serial clock I/O of UART1 and UART2	P34
ASCK2			P37
CTXD	0	FCAN serial transmit data output	P47
CRXD	I	FCAN serial receive data input	P46
ANI00 to ANI07	I	Analog input to A/D converter	_
ANI10 to ANI17			_
ADTRG0	I	External trigger input to A/D converter	P03/INTP2
ADTRG1			P04/INTP3
NMI	I	Non-maskable interrupt request input	P00
MODE0	I Specifies V850E/IA1 operation mode		-
MODE1			_
MODE2			_
VPP ^{Note 1}	-	Power application for flash memory write	-
IC1 to IC5Note 2	_	Internal connection pins	_

Notes 1. μPD70F3116 only

2. μPD703116 only

Pin Name	ne I/O Function		Alternate Function	
WAIT	I	Control signal input to insert wait in bus cycle	PCM0	
HLDAK	0	Bus hold acknowledge output	PCM2	
HLDRQ	I	Bus hold request input	PCM3	
LWR	0	External data lower byte write strobe signal output	PCT0	
UWR	0	External data upper byte write strobe signal output	PCT1	
RD	0	External data bus read strobe signal output	PCT4	
ASTB	0	External data bus address strobe signal output	PCT6	
CS0	0	Chip select signal output	PCS0	
CS1			PCS1	
CS2			PCS2	
CS3			PCS3	
CS4			PCS4	
CS5			PCS5	
CS6			PCS6	
CS7			PCS7	
AD0 to AD15	I/O	16-bit address/data bus for external memory	PDL0 to PDL15	
A16 to A23	0	Upper 8-bit address bus for external memory	PDH0 to PDH7	
RESET	I	System reset input	_	
X1	I	Crystal resonator connection pin for system clock generation	_	
X2	_	Input to X1 pin when providing clocks from outside.	_	
CLKOUT	0	System clock output	PCM1	
CKSEL	I	Input specifying clock generator operation mode	_	
AV _{REF0}	I	Reference voltage input for A/D converter 0	_	
AV _{REF1}	I	Reference voltage input for A/D converter 1	_	
AVdd	_	Positive power supply for A/D converter	_	
AVss	_	Ground potential for A/D converter	_	
CVDD	_	Positive power supply for dedicated clock generator	_	
CVss	_	Ground potential for dedicated clock generator	_	
Vdd5	_	Positive power supply for peripheral interface	_	
Vss5	_	Ground potential for peripheral interface	_	
Vdd3	_	3.3 V positive power supply pin for internal CPU	_	
Vss3	_	Ground potential for internal CPU	_	
CLK_DBG ^{Note}	I	Debugging interface clock input (3.3 V interface)	_	
SYNC ^{Note}	I	Debugging interface command synchronization input (3.3 V interface)	-	
AD0_DBG ^{Note}	I/O	Command interface input for debugging (3.3 V interface)	-	
AD1_DBG ^{Note}	1		_	
AD2_DBG ^{Note}	1		-	
AD3_DBG ^{Note}	1		_	
TRIG_DBG ^{Note}	0	Address match trigger signal output for debugging (3.3 V interface)	_	

2.2 Pin Status

The following table shows the status of each pin after a reset, in power-saving mode (software STOP mode, IDLE, HALT), on a DMA transfer, and on a bus hold.

Operating Status Pin	Reset (Single-Chip Mode 0)	Reset (Single-Chip Mode 1, ROMless Mode 0 or 1)	IDLE Mode/ Software STOP Mode	HALT Mode/ During DMA Transfer	Bus Hold
A16 to A23 (PDH0 to PDH7)	Hi-Z	Hi-Z	Hi-Z	Operating	Hi-Z
AD0 to AD15 (PDL0 to PDL15)	Hi-Z	Hi-Z	Hi-Z	Operating	Hi-Z
$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$ (PCS0 to PCS7)	Hi-Z	Hi-Z	Н	Operating	Hi-Z
LWR, UWR (PCT0, PCT1)	Hi-Z	Hi-Z	Н	Operating	Hi-Z
RD (PCT4)	Hi-Z	Hi-Z	Н	Operating	Hi-Z
ASTB (PCT6)	Hi-Z	Hi-Z	Н	Operating	Hi-Z
WAIT (PCM0)	Hi-Z	Hi-Z	-	Operating	-
CLKOUT (PCM1)	Hi-Z	Operating	L	Operating	Operating
HLDAK (PCM2)	Hi-Z	Hi-Z	Н	Operating	L
HLDRQ (PCM3)	Hi-Z	Hi-Z	-	Operating	Operating

Caution When controlling the external bus using an ASIC or the like in standby mode, provide a separate controller.

Remark Hi-Z: High impedance

- H: High-level output
- L: Low-level output
- -: No input sampling

2.3 Description of Pin Functions

(1) P00 to P07 (Port 0) ... Input

Port 0 is an 8-bit input-only port in which all pins are fixed for input.

Besides functioning as an input port, in control mode, P00 to P07 operate as NMI input, real-time pulse unit (RPU) output stop signal input, external interrupt request input, and A/D converter (ADC) external trigger input. Normally, if function pins also serve as ports, one mode or the other is selected using a port mode control register. However, there is no such register for P00 to P07. Therefore, the input port cannot be switched with the NMI input pin, RPU output stop signal input pin, external interrupt request input pin, and A/D converter (ADC) external trigger input pin. Read the status of each pin by reading the port.

(a) Port mode

P00 to P07 are input-only.

(b) Control mode

P00 to P07 also serve as NMI, ESO0, ESO1, ADTRG0, ADTRG1, and INTP0 to INTP6 pins, but they cannot be switched.

(i) NMI (Non-maskable interrupt request) ... Input This is non-maskable interrupt request input.

(ii) ESO0, ESO1 (Emergency shut off) ... Input

These pins input timer 00 and timer 01 output stop signals.

(iii) INTP0 to INTP6 (External interrupt input) ... Input These are external interrupt request input pins.

(iv) ADTRG0, ADTRG1 (A/D trigger input) ... Input

These are A/D converter external trigger input pins.

(2) P10 to P15 (Port 1) ... I/O

Port 1 is a 6-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as an I/O port, in control mode, P10 to P15 operate as RPU I/O and external interrupt request input.

An operation mode of port or control mode can be selected for each bit and specified by the port 1 mode control register (PMC1).

(a) Port mode

P10 to P15 can be set to input or output in 1-bit units using the port 1 mode register (PM1).

(b) Control mode

P10 to P15 can be set to port or control mode in 1-bit units using PMC1.

(i) TO10, TO11 (Timer output) ... Output

These pins output timer 10 and timer 11 pulse signals.

(ii) TIUD10, TIUD11 (Timer count pulse input) ... Input

These are external count clock input pins to the up/down counter (timer 10, timer 11).

(iii) TCUD10, TCUD11 (Timer control pulse input) ... Input

These pins input count operation switching signals to the up/down counter (timer 10, timer 11).

(iv) TCLR10, TCLR11 (Timer clear) ... Input

These are clear signal input pins to the up/down counter (timer 10, timer 11).

(v) INTP100, INTP101 (External interrupt input) ... Input

These are external interrupt request input pins and timer 10 external capture trigger input pins.

(vi) INTP110, INTP111 (External interrupt input) ... Input

These are external interrupt request input pins and timer 11 external capture trigger input pins.

(3) P20 to P27 (Port 2) ... I/O

Port 2 is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as an I/O port, in control mode, P20 to P27 operate as RPU I/O and external interrupt request input.

An operation mode of port or control mode can be selected for each bit and specified by the port 2 mode control register (PMC2).

(a) Port mode

P20 to P27 can be set to input or output in 1-bit units using the port 2 mode register (PM2).

(b) Control mode

P20 to P27 can be set to port or control mode in 1-bit units using PMC2.

- (i) TO21 to TO24 (Timer output) ... Output These pins output a timer 2 pulse signal.
- (ii) TO3 (Timer output) ... Output This pin outputs a timer 3 pulse signal.
- (iii) TI2, TI3 (Timer input) ... Input

These are timer 2 and timer 3 external count clock input pins.

(iv) TCLR2, TCLR3 (Timer clear) ... Input

These are timer 2 and timer 3 clear signal input pins.

(v) INTP20 to INTP25 (External interrupt input) ... Input

These are external interrupt request input pins and timer 2 external capture trigger input pins.

(vi) INTP30, INTP31 (External interrupt input) ... Input

These are external interrupt request input pins and timer 3 external capture trigger input pins.

(4) P30 to P37 (Port 3) ... I/O

Port 3 is an 8-bit I/O that can be set to input or output in 1-bit units.

Besides functioning as an I/O port, in control mode, P30 to P37 operate as serial interface (UART0 to UART2) I/O.

An operation mode of port or control mode can be selected for each bit and specified by the port 3 mode control register (PMC3).

(a) Port mode

P30 to P37 can be set to input or output in 1-bit units using the port 3 mode register (PM3).

(b) Control mode

P30 to P37 can be set to port or control mode in 1-bit units using PMC3.

(i) TXD0 to TXD2 (Transmit data) ... Output

These pins output serial transmit data of UART0 to UART2.

(ii) RXD0 to RXD2 (Receive data) ... Input

These pins input serial receive data of UART0 to UART2.

(iii) ASCK1, ASCK2 (Asynchronous serial clock) ... I/O

These are UART1 and UART2 serial clock I/O pins.

(5) P40 to P47 (Port 4) ... I/O

Port 4 is an 8-bit I/O port in which input or output can be set in 1-bit units. Besides functioning as an I/O port, in control mode, P40 to P47 operate as serial interface (CSI0, CSI1, FCAN) I/O.

An operation mode of port or control mode can be selected for each bit and specified by the port 4 mode control register (PMC4).

(a) Port mode

P40 to P47 can be set to input or output in 1-bit units using the port 4 mode register (PM4).

(b) Control mode

P40 to P47 can be set to port or control mode in 1-bit units using PMC4.

(i) SO0, SO1 (Serial output) ... Output

These pins output CSI0 and CSI1 serial transmit data.

(ii) SI0, SI1 (Serial input) ... Input

These pins input CSI0 and CSI1 serial receive data.

(iii) SCK0, SCK1 (Serial clock) ... I/O

These are CSI0 and CSI1 serial clock I/O pins.

(iv) CTXD (Transmit data for controller area network) ... Output

This pin outputs FCAN serial transmit data.

(v) CRXD (Receive data for controller area network) ... Input

This pin inputs FCAN serial receive data.

(6) PCM0 to PCM4 (Port CM) ... I/O

Port CM is a 5-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, PCM0 to PCM4 operate as wait insertion signal input, internal system clock output, and bus hold control signal output.

An operation mode of port or control mode can be selected for each bit and specified by the port CM mode control register (PMCCM).

(a) Port mode

PCM0 to PCM4 can be set to input or output in 1-bit units using the port CM mode register (PMCM).

(b) Control mode

PCM0 to PCM4 can be set to port or control mode in 1-bit units using PMCCM.

(i) WAIT (Wait) ... Input

This control signal input pin, which inserts a data wait in a bus cycle, can input asynchronously with respect to a CLKOUT signal. Sampling is done at the falling edge of a CLKOUT signal in a bus cycle in a T2 or TW state. If the setup or hold time is not secured in the sampling timing, wait insertion may not be performed.

(ii) CLKOUT (Clock output) ... Output

This is an internal system clock output pin. In single-chip mode 1 and ROMless mode 0 or 1, output is not performed by the CLKOUT pin because it is in port mode during the reset period. To perform CLKOUT output, set this pin to control mode using the port CM mode control register (PMCCM).

(iii) HLDAK (Hold acknowledge) ... Output

This is an acknowledge signal output pin that shows that the V850E/IA1 received a bus hold request and that the external address/data bus and various strobe pins entered in a high-impedance state. While this signal is active, the external address/data bus and various strobe pins become highimpedance and transfer the bus mastership to the external bus master.

(iv) HLDRQ (Hold request) ... Input

This is the input pin by which an external device requests that the V850E/IA1 release the external address/data bus and various strobe pins. The signal via this pin can be input asynchronously with respect to the CLKOUT signal. When this pin becomes active, the V850E/IA1 makes the external address/data bus and various strobe pins high-impedance after the executing bus cycle terminates (or immediately if there is none) and releases the bus by making the HLDAK signal active. To reliably set bus hold status, keep the HLDRQ signal active until a HLDAK signal is output.

(7) PCT0 to PCT7 (Port CT) ... I/O

Port CT is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, it operates as control signal output for when memory is expanded externally.

An operation mode of port or control mode can be selected for each bit and specified by the port CT mode control register (PMCCT).

(a) Port mode

PCT0 to PCT7 can be set to input or output in 1-bit units using the port CT mode register (PMCT).

(b) Control mode

PCT0 to PCT7 can be set to port or control mode in 1-bit units using PMCCT.

(i) LWR (Lower byte write strobe) ... Output

This is a strobe signal that shows that the executing bus cycle is a write cycle for SRAM, external ROM, or an external peripheral I/O area.

In the data bus, the lower byte is in effect. If the bus cycle is a lower memory write, it becomes active at the falling edge of a T1 state CLKOUT signal and becomes inactive at the falling edge of a T2 state CLKOUT signal.

(ii) UWR (Upper byte write strobe) ... Output

This is a strobe signal that shows that the executing bus cycle is a write cycle for SRAM, external ROM, or an external peripheral I/O area.

In the data bus, the upper byte is in effect. If the bus cycle is an upper memory write, it becomes active at the falling edge of a T1 state CLKOUT signal and becomes inactive at the falling edge of a T2 state CLKOUT signal.

(iii) RD (Read strobe) ... Output

This is a strobe signal that shows that the executing bus cycle is a read cycle for SRAM, external ROM, or external peripheral I/O. It is inactive in an idle state (TI).

(iv) ASTB (Address strobe) ... Output

This is the external address bus latch strobe signal output pin.

Output becomes low level in synchronous with the falling edge of the clock in a T1 state bus cycle, and high level in synchronous with the falling edge of the clock in a T3 state.

(8) PCS0 to PCS7 (Port CS) ... I/O

Port CS is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode, these operate as chip select signal output for when memory is expanded externally.

An operation mode of port or control can be selected for each bit and specified by the port CS mode control register (PMCCS).

(a) Port mode

PCS0 to PCS7 can be set to input or output in 1-bit units using the port CS mode register (PMCS).

(b) Control mode

PCS0 to PCS7 can be set to port or control mode in 1-bit units using PMCCS.

(i) $\overline{CS0}$ to $\overline{CS7}$ (Chip select) ... Output

This is the chip select signal for external SRAM, external ROM, or external peripheral I/O.

The signal $\overline{\text{CSn}}$ is assigned to memory block n (n = 0 to 7).

This is active for the period during which a bus cycle that accesses the corresponding memory block is activated.

It is inactive in an idle state (TI).

(9) PDH0 to PDH7 (Port DH) ... I/O

Port DH is an 8-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode (external expansion mode), these operate as the address bus (A16 to A23) for when memory is expanded externally.

An operation mode of port or control mode can be selected for each bit and specified by the port DH mode control register (PMCDH).

(a) Port mode

PDH0 to PDH7 can be set to input or output in 1-bit units using the port DH mode register (PMDH).

(b) Control mode

PDH0 to PDH7 can be used as A16 to A23 by using PMCDH.

(i) A16 to A23 (Address) ... Output

This pin outputs the upper 8-bit address of the 24-bit address in the address bus on an external access.

(10) PDL0 to PDL7 (Port DL) ... I/O

Port DL is a 16-bit I/O port in which input or output can be set in 1-bit units.

Besides functioning as a port, in control mode (external expansion mode), these operate as the address/data bus (AD0 to AD15) for when memory is expanded externally.

An operation mode of port or control mode can be selected for each bit and specified by the port DL mode control register (PMCDL).

(a) Port mode

PDL0 to PDL15 can be set to input or output in 1-bit units using the port DL mode register (PMDL).

(b) Control mode

PDL0 to PDL15 can be used as AD0 to AD15 by using PMCDL.

(i) AD0 to AD15 (Address/data bus) ... I/O

This is a multiplexed bus for an address or data on an external access. When used for an address (T1 state) they are 24-bit address output pins A0 to A15, and when used for data (T2, TW, T3) they are 16-bit data I/O bus pins.

(11) TO000 to TO005 (Timer output) ... Output

These pins output the pulse signal of timer 00.

(12) TO010 to TO015 (Timer output) ... Output

These pins output the pulse signal of timer 01.

(13) ANI00 to ANI07, ANI10 to ANI17 (Analog input) ... Input These are analog input pins to the A/D converter.

(14) CKSEL (Clock generator operating mode select) ... Input

This is the input pin that specifies the operation mode of the clock generator. Fix it so that the input level does not change during operation.

(15) MODE0 to MODE2 (Mode) ... Input

These are the input pins that specify the operation mode. Operation modes are broadly divided into normal operation modes and flash memory programming mode. The normal operation modes are single-chip modes 0 and 1 and ROMless modes 0 and 1 (see **3.3 Operation Modes** for details). The operation mode is determined by sampling the status of each of pins MODE0 to MODE2 on a reset. Fix these so that the input level does not change during operation.

(a) µPD703116

MODE2	MODE1	MODE0	Operation Mode			
L	L	L	Normal operation mode	ROMless mode 0		
L	L	н	ROMIess mode 1			
L	н	L	Single-chip mode 0		Single-chip mode	Single-chip mode 0
L	н	н	Single-chip mode 1			
Other than above			Setting prohibited			

(b) µPD70F3116

Vpp	MODE2	MODE1	MODE0	Operation Mode			
0 V	L	L	L	Normal operation mode	ROMIess mode 0		
0 V	L	L	Н		ROMIess mode 1		
0 V	L	Н	L	Single-chip mode 0	Single-chip mode 0		
0 V	L	н	Н	Single-chip mode 1		Single-chip mode 1	Single-chip mode 1
7.8 V	L	Н	×	Flash memory programming mode			
Other th	Other than above			Setting prohibited			

Remark L: Low-level input

- H: High-level input
- ×: don't care

(16) RESET (Reset) ... Input

RESET input is asynchronous input. When a signal having a certain low level width is input in asynchronous with the operation clock, a system reset that takes precedence over all operations occurs.

Besides a normal initialize or start, this signal is also used to release a standby mode (HALT, IDLE, software STOP).

(17) X1, X2 (Crystal)

These pins connect a resonator for system clock generation.

They also can input external clocks. For external clock input, connect to the X1 pin and leave the X2 pin open.

(18) CVDD (Power supply for clock generator)

This is the positive power supply pin for the clock generator.

(19) CVss (Ground for clock generator)

This is the ground pin for the clock generator.

(20) VDD5 (Power supply)

This is the positive power supply pin for the peripheral interface.

(21) Vss5 (Ground)

This is the ground pin for the peripheral interface.

(22) VDD3 (Power supply)

This is the positive power supply pin for the internal CPU.

(23) Vss3 (Ground)

This is the ground pin for the internal CPU.

(24) CLK_DBG (Debug clock) ... Input

This is the clock input pin for the debug interface (3.3 V interface).

(25) SYNC (Debug synchronization) ... Input

This is the command synchronization input pin for debugging (3.3 V interface).

(26) AD0_DBG to AD3_DBG (Debug address/data bus) ... I/O These are command interface pins for debugging (3.3 V interface).

(27) TRIG_DBG (Debug trigger) ... Output

This is the address match trigger signal output pin for debugging (3.3 V interface).

(28) AVDD (Analog power supply)

This is the analog positive power supply pin for the A/D converter.

(29) AVss (Analog ground)

This is the ground pin for the A/D converter.

(30) AVREF0, AVREF1 (Analog reference voltage) ... Input These are the reference voltage supply pins for the A/D converter.

2.4 Types of Pin I/O Circuit and Connection of Unused Pins

Connection of a 1 to 10 k Ω resistor is recommended when connecting to V_{DD5}, V_{SS5}, CV_{DD}, CV_{SS}, or AV_{SS} via a resistor.


		(1/2
Pin	I/O Circuit Type	Recommended Connection
P00/NMI	2	Connect directly to Vsss.
P01/ESO0/INTP0 P02/ESO1/INTP1		
P03/ADTRG0/INTP2		
P03/ADTRG0/INTP2 P04/ADTRG1/INTP3		
P05/INTP4 to P07/INTP6		
P10/TIUD10/TO10	5-AC	Input status: Independently connect to VDD5 or VSS5 via a resistor.
P11/TCUD10/INTP100		Output status: Leave open.
P12/TCLR10/INTP101		
P13/TIUD11/TO11		
P14/TCUD11/INTP110		
P15/TCLR11/INTP111		
P20/TI2/INTP20		
P21/TO21/INTP21 to P24/TO24/INTP24		
P25/TCLR2/INTP25		
P26/TI3/TCLR3/INTP30		
P27/TO3/INTP31		
P30/RXD0		
P31/TXD0	5	
P32/RXD1	5-AC	
P33/TXD1	5	
P34/ASCK1	5-AC	
P35/RXD2		
P36/TXD2	5	
P37/ASCK2	5-AC	
P40/SI0		
P41/SO0	5	
P42/SCK0	5-AC	
P43/SI1		
P44/SO1	5	
P45/SCK1	5-AC	
P46/CRXD		
P47/CTXD	5	
PCM0/WAIT		
PCM1/CLKOUT		
PCM2/HLDAK		

		(2/
Pin	I/O Circuit Type	Recommended Connection
PCM3/HLDRQ	5	Input status: Independently connect to VDD5 or VSS5 via a resistor.
PCM4		Output status: Leave open.
PCT0/LWR		
PCT1/UWR		
PCT2		
PCT3		
PCT4/RD		
PCT5		
PCT6/ASTB		
PCT7		
PCS0/CS0		
PCS1/CS1		
PCS2/CS2		
PCS3/CS3		
PCS4/CS4		
PCS5/CS5		
PCS6/CS6		
PCS7/CS7		
PDH0/A16 to PDH7/A23		
PDL0/AD0 to PDL15/AD15		
AD0_DBG to AD3_DBG ^{Note 1}	5-AC	Independently connect to CVDD or CVss via a resistor.
TRIG_DBG ^{Note 1}	3	Leave open (low-level output).
CLK_DBG ^{Note 1}	2	Independently connect to CVss via a resistor.
SYNC ^{Note 1}		Independently connect to CVDD via a resistor.
IC1 to IC4 ^{Note 2}	-	Leave open.
ANI00 to ANI07, ANI10 to ANI17	7	Connect to AVss.
TO000 to TO005, TO010 to TO015	4	Leave open.
MODE0 to MODE2	2	_
VPP ^{Note 1}		Connect to Vsss.
IC5 ^{Note 2}		Independently connect to Vss5 via a resistor.
RESET		_
CKSEL		_
X2	_	Leave open.
AVss	_	Connect to Vsss.
AVREF0, AVREF1	_	Connect to Vsss.
AVdd	_	Connect to VDD5.

Notes 1. *μ*PD70F3116 only

2. μPD703116 only

2.5 Pin I/O Circuits



CHAPTER 3 CPU FUNCTION

The CPU of the V850E/IA1 is based on RISC architecture and executes almost all instructions in one clock cycle, using 5-stage pipeline control.

3.1 Features

- Minimum instruction execution time: 20 ns (@ internal 50 MHz operation)
- Memory space Program space: 64 MB linear

Data space: 4 GB linear

- Thirty-two 32-bit general-purpose registers
- Internal 32-bit architecture
- Five-stage pipeline control
- Multiplication/division instructions
- Saturated operation instructions
- One-clock 32-bit shift instruction
- Long/short format load/store instructions
- Four types of bit manipulation instructions
 - SET1
 - CLR1
 - NOT1
 - TST1

3.2 CPU Register Set

The registers of the V850E/IA1 can be classified into two categories: a general-purpose program register set and a dedicated system register set. All the registers are 32-bit width.

For details, refer to V850E1 Architecture User's Manual.

		0	31	
r0	(Zero register)		EIPC	(Status saving register during interrupt)
r1	(Assembler-reserved register)		EIPSW	(Status saving register during interrupt)
r2				
r3	(Stack pointer (SP))		FEPC	(Status saving register during NMI)
r4	(Global pointer (GP))		FEPSW	
r5	(Text pointer (TP))			
r6			ECR	(Interrupt source register)
r7			2011	
r8			PSW	(Program status word)
r9				
r10			CTPC	(Status saving register during CALLT execution
r11				
r12				
r13			DPDC	(Status source register during supertion/debug to
r14			DBPC	(Status saving register during exception/debug tra
r15			DBPSW	(Status saving register during exception/debug tra
r16				
r17			CTBP	(CALLT base pointer)
r18				
r19				
r20				
r21				
r22				
r23				
r24				
r25				
r26				
r27				
r28				
r29				
r30	(Element pointer (EP))			
r31	(Link pointer (LP))			
31		0		
PC	(Program counter)			

3.2.1 Program register set

The program register set includes general-purpose registers and a program counter.

(1) General-purpose registers

Thirty-two general-purpose registers, r0 to r31, are available. Any of these registers can be used as a data variable or address variable.

However, r0 and r30 are implicitly used by instructions, and care must be exercised when using these registers. r0 is a register that always holds 0, and is used for operations using 0 and offset 0 addressing. r30 is used, by means of the SLD and SST instructions, as a base pointer for when memory is accessed. Also, r1, r3 to r5, and r31 are implicitly used by the assembler and C compiler. Therefore, before using these registers, their contents must be saved so that they are not lost. The contents must be restored to these registers after they have been used. r2 is sometimes used by a real-time OS. r2 can be used as a register for variables when it is not being used by the real-time OS.


Name	Usage	Operation
rO	Zero register	Always holds 0
r1	Assembler-reserved register	Working register for generating address
r2	Address/data variable register	(when not being used by the real-time OS)
r3	Stack pointer	Used to generate stack frame when function is called
r4	Global pointer	Used to access global variable in data area
r5	Text pointer	Register to indicate the start of the text area (where program code is located)
r6 to r29	Address/data variable register	s
r30	Element pointer	Base pointer for generating address when memory is accessed
r31	Link pointer	Used by compiler when calling function
PC	Program counter	Holds instruction address during program execution

Table 3-1. Program Registers

Remark For detailed descriptions about r1, r3 to r5, and r31, which are used by the assembler and C compiler, refer to CA850 (C Compiler Package) Assembly Language User's Manual.

(2) Program counter (PC)

This register holds the instruction address during program execution. The lower 26 bits of this register are valid, and bits 31 to 26 are fixed to 0. If a carry occurs from bit 25 to 26, it is ignored. Bit 0 is fixed to 0, and branching to an odd address cannot be performed.



3.2.2 System register set

System registers control the status of the CPU and hold interrupt information.

To read/write these system registers, specify a system register number indicated below using the system register load/store instruction (LDSR or STSR instruction).

No.	System Register Name	Operand S	pecification
		LDSR Instruction	STSR Instruction
0	Status saving register during interrupt (EIPC) ^{Note 1}	0	0
1	Status saving register during interrupt (EIPSW) ^{Note 1}	0	0
2	Status saving register during NMI (FEPC)	0	0
3	Status saving register during NMI (FEPSW)	0	0
4	Interrupt source register (ECR)	×	0
5	Program status word (PSW)	0	0
6 to 15	Reserved number for future function expansion (operations that access these register numbers cannot be guaranteed).	×	x
16	Status saving register during CALLT execution (CTPC)	0	0
17	Status saving register during CALLT execution (CTPSW)	0	0
18	Status saving register during exception/debug trap (DBPC)	O ^{Note 2}	0
19	Status saving register during exception/debug trap (DBPSW)	O ^{Note 2}	0
20	CALLT base pointer (CTBP)	0	0
21 to 31	Reserved number for future function expansion (operations that access these register numbers cannot be guaranteed).	×	×

Table 3-2. System Register Numbers

- **Notes 1.** Because this register has only one set, to allow multiple interrupts, it is necessary to save this register by program.
 - 2. These registers can be accessed only after DBTRAP instruction execution and before DBRETI instruction execution.
- Caution Even if bit 0 of EIPC, FEPC, or CTPC is set to 1 with the LDSR instruction, bit 0 will be ignored when the program is returned by the RETI instruction after interrupt servicing (because bit 0 of the PC is fixed to 0). When setting the value of EIPC, FEPC, or CTPC, use an even value (bit 0 = 0).
- Remark O: Access allowed
 - ×: Access prohibited
- (1) Interrupt source register (ECR)

ECR	ECR FECC EICC						
Bit po	Bit position Bit name			Function			
31 to	o 16	FECC	Exception code of non-maskable interrupt (NMI)				
15 t	o 0	EICC	Exception code of exception/maskable interrupt				

(2) Program status word (PSW)

PSW		RFU NP EP ID SAT CY OV S Z Initial value 00000020H
Bit position	Flag	Function
31 to 8	RFU	Reserved field (fixed to 0).
7	NP	Indicates that non-maskable interrupt (NMI) servicing is in progress. This flag is set when an NMI is acknowledged, and disables multiple interrupts. 0: NMI servicing not under execution. 1: NMI servicing under execution.
6	EP	 Indicates that exception processing is in progress. This flag is set when an exception is generated. Moreover, interrupt requests can be acknowledged when this bit is set. 0: Exception processing not under execution. 1: Exception processing under execution.
5	ID	Displays whether a maskable interrupt request can be acknowledged or not. 0: Interrupt enabled. (EI) 1: Interrupt disabled. (DI)
4	SAT ^{Note}	Displays that the operation result of a saturated operation processing instruction is saturated due to overflow. Due to the cumulative flag, if the operation result is saturated by the saturation operation instruction, this bit is set (1), but is not cleared (0) even if the operation results of subsequent instructions are not saturated. To clear (0) this bit, load the data in PSW. Note that in a general arithmetic operation, this bit is neither set (1) nor cleared (0). 0: Not saturated. 1: Saturated.
3	CY	 This flag is set if carry or borrow occurs as result of an operation (if carry or borrow does not occur, it is reset). 0: Carry or borrow does not occur. 1: Carry or borrow occurs.
2	OV ^{Note}	 This flag is set if an overflow occurs during operation (if overflow does not occur it is reset). 0: Overflow does not occur. 1: Overflow occurs.
1	S ^{Note}	This flag is set if the result of an operation is negative (it is reset if the result is positive).0: The operation result was positive or 0.1: The operation result was negative.
0	Z	 This flag is set if the result of an operation is zero (if the result is not zero, it is reset). 0: The operation result was not 0. 1: The operation result was 0.

Note The result of a saturation-processed operation is determined by the contents of the OV and S flags in the saturation operation. Simply setting the OV flag (1) will set the SAT flag (1) in a saturation operation.

Status of operation result		Flag status		Saturation-processed	
	SAT	OV	S	operation result	
Maximum positive value exceeded	1	1	0	7FFFFFFH	
Maximum negative value exceeded	1	1	1	80000000H	
Positive (not exceeding the maximum) Reta		0	0	Operation result itself	
Negative (not exceeding the maximum)	before operation		1		

3.3 Operation Modes

3.3.1 Operation modes

The V850E/IA1 has the following operation modes. Mode specification is carried out by the MODE0 to MODE2 pins.

(1) Normal operation mode

(a) Single-chip modes 0, 1

Access to the internal ROM is enabled.

In single-chip mode 0, after the system reset is cleared, each pin related to the bus interface enters the port mode, program execution branches to the reset entry address of the internal ROM, and instruction processing starts. By setting the PMCDH, PMCDL, PMCCS, PMCCT, and PMCCM registers to control mode by instruction, an external device can be connected to the external memory area.

In single-chip mode 1, after the system reset is cleared, each pin related to the bus interface enters the control mode, program execution branches to the external device's (memory) reset entry address, and instruction processing starts. The internal ROM area is mapped from address 100000H.

(b) ROMIess modes 0, 1

After the system reset is cleared, each pin related to the bus interface enters the control mode, program execution branches to the external device's (memory) reset entry address, and instruction processing starts. Fetching of instructions and data access for internal ROM becomes impossible.

In ROMless mode 0, the data bus is a 16-bit data bus and in ROMless mode 1, the data bus is an 8-bit data bus.

(2) Flash memory programming mode (µPD70F3116 only)

If this mode is specified, it becomes possible for the flash programmer to run a program to the internal flash memory.

Op	peration Mode	PMCDH	PMCDL	PMCCS	PMCCT	PMCCM	BSC
Normal	ROMIess mode 0	FFH	FFFFH	FFH	53H	0FH	5555H
operation mode	ROMIess mode 1	FFH	FFFFH	FFH	53H	0FH	0000H
	Single-chip mode 0	00H	0000H	00H	00H	00H	5555H
	Single-chip mode 1	FFH	FFFFH	FFH	53H	0FH	5555H

The initial values of the registers differ depending on the mode.

3.3.2 Operation mode specification

The operation mode is specified according to the status of pins MODE0 to MODE2. In an application system fix the specification of these pins and do not change them during operation. Operation is not guaranteed if these pins are changed during operation.

(a) *µ*PD703116

MODE2	MODE1	MODE0	Operation	Remark	
L	L	L	Normal operation mode	ROMIess mode 0	16-bit data bus
L	L	Н		ROMIess mode 1	8-bit data bus
L	Н	L		Single-chip mode 0	Internal ROM area is allocated from address 000000H.
L	Н	Н		Single-chip mode 1	Internal ROM area is allocated from address 100000H.
Other than	above		Setting prohibited		

(b) µPD70F3116

Vpp	MODE2	MODE1	MODE0	Operation	Remark	
0 V	L	L	L	Normal operation mode	ROMless mode 0	16-bit data bus
0 V	L	L	Н		ROMIess mode 1	8-bit data bus
0 V	L	Н	L		Single-chip mode 0	Internal ROM area is allocated from address 000000H.
0 V	L	Н	Н		Single-chip mode 1	Internal ROM area is allocated from address 100000H.
7.8 V L H H/L				Flash memory programmi	—	
Other th	nan above			Setting prohibited		

Remark L: Low-level input

H: High-level input


3.4 Address Space

3.4.1 CPU address space

The CPU of the V850E/IA1 is of 32-bit architecture and supports up to 4 GB of linear address space (data space) during operand addressing (data access). Also, in instruction address addressing, a maximum of 64 MB of linear address space (program space) is supported.

Figure 3-1 shows the CPU address space.


Figure 3-1. CPU Address Space




3.4.2 Image

16 images, each containing a 256 MB physical address space, are seen in the 4 GB CPU address space. In actuality, the same 256 MB physical address space is accessed regardless of the values of bits 31 to 28 of the CPU address. Figure 3-2 shows the image of the virtual addressing space.

Physical address x0000000H can be seen as CPU address 00000000H, and in addition, can be seen as address 10000000H, address 20000000H, ..., address E0000000H, or address F0000000H.






3.4.3 Wrap-around of CPU address space

(1) Program space

Of the 32 bits of the PC (program counter), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Even if a carry or borrow occurs from bit 25 to 26 as a result of branch address calculation, the higher 6 bits ignore the carry or borrow.

Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address 03FFFFFH become contiguous addresses. Wrap-around refers to a situation like this whereby the lower-limit address and upper-limit address become contiguous.


Caution The 4 KB area of 03FFF000H to 03FFFFFH can be seen as an image of 0FFFF000H to 0FFFFFFH. No instruction can be fetched from this area because this area is defined as on-chip peripheral I/O area. Therefore, do not execute any branch address calculation in which the result will reside in any part of this area.



(2) Data space

The result of an operand address calculation that exceeds 32 bits is ignored.

Therefore, the lower-limit address of the program space, address 00000000H, and the upper-limit address FFFFFFFH are contiguous addresses, and the data space is wrapped around at the boundary of these addresses.



3.4.4 Memory map

The V850E/IA1 reserves areas as shown below. Each mode is specified by the MODE0 to MODE2 pins.




Figure	3-3.	Memory	Мар
--------	------	--------	-----

3.4.5 Area

(1) Internal ROM/internal flash memory area

(a) Memory map

Up to 1 MB of internal ROM/internal flash memory area is reserved. 256 KB are provided in the following addresses as physical internal ROM (mask ROM/flash memory).

In single-chip mode 0: Addresses 000000H to 03FFFFH

(addresses 040000H to 0FFFFFH are undefined)

In single-chip mode 1: Addresses 0100000H to 013FFFFH
 (addresses 0140000H to 01FFFFFH are undefined)




Figure 3-4. Internal ROM/Internal Flash Memory Area

(b) Interrupt/exception table

The V850E/IA1 increases the interrupt response speed by assigning handler addresses corresponding to interrupts/exceptions.

The collection of these handler addresses is called an interrupt/exception table, which is located in the internal ROM area. When an interrupt/exception request is acknowledged, execution jumps to the handler address, and the program written at that memory is executed. Table 3-3 shows the sources of interrupts/exceptions, and the corresponding addresses.

Remark When in ROMless modes 0, 1, or in single-chip mode 1, in order to resume correct operation after reset, provide a handler address to the reset routine in address 0 of the external memory.

Start Address of Interrupt/Exception Table	Interrupt/Exception Source	Start Address of Interrupt/Exception Table	Interrupt/Exception Source
0000000H	RESET	00000200H	INTP21/INTCC21
00000010H	NMIO	00000210H	INTP22/INTCC22
00000040H	TRAP0n (n = 0 to F)	00000220H	INTP23/INTCC23
0000050H	TRAP1n (n = 0 to F)	00000230H	INTP24/INTCC24
0000060H	ILGOP/DBG0	00000240H	INTP25/INTCC25
00000080H	INTP0	00000250H	INTTM3
00000090H	INTP1	00000260H	INTP30/INTCC30
000000A0H	INTP2	00000270H	INTP31/INTCC31
000000B0H	INTP3	00000280H	INTCM4
00000C0H	INTP4	00000290H	INTDMA0
00000D0H	INTP5	000002A0H	INTDMA1
000000E0H	INTP6	000002B0H	INTDMA2
000000F0H	INTDET0	000002C0H	INTDMA3
00000100H	INTDET1	000002D0H	INTCREC
00000110H	INTTM00	000002E0H	INTCTRX
00000120H	INTCM003	000002F0H	INTCERR
00000130H	INTTM01	00000300H	INTCMAC
00000140H	INTCM013	00000310H	INTCSI0
00000150H	INTP100/INTCC100	00000320H	INTCSI1
00000160H	INTP101/INTCC101	00000330H	INTSR0
00000170H	INTCM100	00000340H	INTST0
00000180H	INTCM101	00000350H	INTSER0
00000190H	INTP110/INTCC110	00000360H	INTSR1
000001A0H	INTP111/INTCC111	00000370H	INTST1
000001B0H	INTCM110	00000380H	INTSR2
000001C0H	INTCM111	00000390H	INTST2
000001D0H	INTTM20	000003A0H	INTAD0
000001E0H	INTTM21	000003B0H	INTAD1
000001F0H	INTP20/INTCC20		


Table 3-3. Interrupt/Exception Table

(c) Internal ROM area relocation function

If set in single-chip mode 1, the internal ROM area is located beginning from address 100000H, so booting from external memory becomes possible.

Therefore, in order to resume correct operation after reset, provide a handler address to the reset routine in address 0 of the external memory.






(2) Internal RAM area

12 KB of memory, addresses FFFC000H to FFFEFFFH, is reserved for the internal RAM area. The 12 KB area of 3FFC000H to 3FFEFFFH can be seen as an image of FFFC000H to FFFEFFFH. In the V850E/IA1, 10 KB of memory, addresses FFFC000H to FFFE7FFH, is provided as physical internal RAM.


Access to the area of addresses FFFE800H to FFFEFFFH is prohibited.



(3) On-chip peripheral I/O area

4 KB of memory, addresses FFFF000H to FFFFFFH, is provided as an on-chip peripheral I/O area. An image of addresses FFFF000H to FFFFFFH can be seen in the area between addresses 3FFF000H and 3FFFFFFH^{Note}.

Note Access to the area of addresses 3FFF000H to 3FFFFFFH is prohibited. To access the on-chip peripheral I/O, specify addresses FFFF000H to FFFFFFH.



On-chip peripheral I/O registers associated with the operation mode specification and the state monitoring for the on-chip peripherals I/O are all memory-mapped to the on-chip peripheral I/O area. Program fetches cannot be executed from this area.

- Cautions 1. The least significant bit of an address is not decoded. Therefore, if byte access is executed in the register at an odd address (2n + 1), the register at the even address (2n) will be accessed because of the hardware specification.
 - 2. In the V850E/IA1, no registers exist that are capable of word access, but if a register is word accessed, halfword access is performed twice in the order of lower address, then higher address of the word area, ignoring the lower 2 bits of the address.
 - 3. For registers in which byte access is possible, if halfword access is executed, the higher 8 bits become undefined during the read operation, and the lower 8 bits of data are written to the register during the write operation.
 - 4. Addresses that are not defined as registers are reserved for future expansion. If these addresses are accessed, the operation is undefined and not guaranteed.
 - 5. Addresses 3FFF000H to 3FFFFFH cannot be specified as the source/destination address of DMA transfer. Be sure to use addresses FFFF000H to FFFFFFH for the source/destination address of DMA transfer.

In the on-chip peripheral I/O area, a 16 KB area of addresses from x0000H to x3FFFH is provided as a programmable peripheral I/O area. Within this area, the area between x2000H and x2FFFH is used exclusively for the FCAN controller (see **3.4.9 Programmable peripheral I/O registers**).

- Caution When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.
 - Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programable I/O Area field.
 - Map the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.

(4) External memory area

256 MB are available for external memory area. The lower 64 MB can be used as program/data area and the higher 192 MB as data area.

- When in single-chip mode 0: x0100000H to xFFFBFFFH
- When in single-chip mode 1: x0000000H to x00FFFFFH, x0200000H to xFFFBFFFH
- When in ROMless modes 0 and 1: x0000000H to xFFFBFFFH

Access to the external memory area uses the chip-select signal assigned to each memory block (which is carried out in the CS unit set by chip area selection control registers 0 and 1 (CSC0, CSC1)). Note that, the internal ROM, internal RAM, on-chip peripheral I/O, and programmable peripheral I/O areas cannot be accessed as external memory areas.

3.4.6 External memory expansion

By setting the port n mode control register (PMCn) to control mode, an external device can be connected to the external memory space using each pin of ports DH, DL, CS, CT, and CM. Each register is set by selecting control mode for each pin of these ports using PMCn (n = DH, DL, CS, CT, CM).

Note that the status after reset differs as shown below in accordance with the operating mode specification set by pins MODE0 to MODE2 (refer to **3.3 Operation Modes** for details of the operation modes).

(a) In the case of ROMIess mode 0

Because each pin of ports DH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 16 bits).

(b) In the case of ROMIess mode 1

Because each pin of ports DH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 8 bits).

(c) In the case of single-chip mode 0

Since the internal ROM area is accessed after a reset, each pin of ports DH, DL, CS, CT, and CM enters the port mode, and external devices cannot be used.

To use external memory, set the port n mode control register (PMCn).

(d) In the case of single-chip mode 1

The internal ROM area is allocated from address 100000H. As a result, because each pin of ports DH, DL, CS, CT, and CM enters control mode following a reset, external memory can be used without making changes to the port n mode control register (PMCn) (the external data bus width is 16 bits).

Remark n = DH, DL, CS, CT, CM

3.4.7 Recommended use of address space

The architecture of the V850E/IA1 requires that a register that serves as a pointer be secured for address generation when accessing operand data in the data space. Operand data access from instruction can be directly executed at the address in this pointer register \pm 32 KB. However, because there is a limit to which general-purpose registers are used as a pointer register, by minimizing the deterioration of address calculation performance when changing the pointer value, the number of usable general-purpose registers for handling variables is maximized, and the program size can be saved.


To enhance the efficiency of using the pointer in connection with the memory map of the V850E/IA1, the following points are recommended:

(1) Program space

Of the 32 bits of the program counter (PC), the higher 6 bits are fixed to 0, and only the lower 26 bits are valid. Therefore, a contiguous 64 MB space starting from address 00000000H corresponds to the memory map of the program space.


(2) Data space

For the efficient use of resources that make use of the wrap-around feature of the data space, the continuous 16 MB address spaces 00000000H to 00FFFFFH and FF000000H to FFFFFFFH of the 4 GB CPU are used as the data space. With the V850E/IA1, a 256 MB physical address space is seen as 16 images in the 4 GB CPU address space. The highest bit (bit 25) of this 26-bit address is assigned as address signextended to 32 bits.



Example Application of wrap-around

When R = r0 (zero register) is specified with the LD/ST disp16 [R] instruction, an addressing range of 00000000H ±32 KB can be referenced with the sign-extended disp16. By mapping the external memory in the 16 KB area in the figure, all resources including internal hardware can be accessed with one pointer. The zero register (r0) is a register set to 0 by the hardware, and eliminates the need for additional registers for the pointer.





3.4.8 On-chip peripheral I/O registers

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	Initial Value	
				1 Bit	8 Bits	16 Bits	
FFFF004H	Port DL	PDL	R/W			\checkmark	Undefined
FFFFF004H	Port DLL	PDLL	R/W		\checkmark		Undefined
FFFFF005H	Port DLH	PDLH	R/W		\checkmark		Undefined
FFFFF006H	Port DH	PDH	R/W		\checkmark		Undefined
FFFFF008H	Port CS	PCS	R/W		\checkmark		Undefined
FFFFF00AH	Port CT	PCT	R/W		\checkmark		Undefined
FFFFF00CH	Port CM	PCM	R/W		\checkmark		Undefined
FFFFF024H	Port DL mode register	PMDL	R/W			\checkmark	FFFFH
FFFFF024H	Port DL mode register L	PMDLL	R/W		\checkmark		FFH
FFFFF025H	Port DL mode register H	PMDLH	R/W		\checkmark		FFH
FFFFF026H	Port DH mode register	PMDH	R/W				FFH
FFFFF028H	Port CS mode register	PMCS	R/W		\checkmark		FFH
FFFFF02AH	Port CT mode register	PMCT	R/W		\checkmark		FFH
FFFFF02CH	Port CM mode register	PMCM	R/W		\checkmark		FFH
FFFFF044H	Port DL mode control register	PMCDL	R/W			\checkmark	0000H/FFFF
FFFFF044H	Port DL mode control register L	PMCDLL	R/W		\checkmark		00H/FFH
FFFFF045H	Port DL mode control register H	PMCDLH	R/W		\checkmark		00H/FFH
FFFFF046H	Port DH mode control register	PMCDH	R/W		\checkmark		00H/FFH
FFFFF048H	Port CS mode control register	PMCCS	R/W		\checkmark		00H/FFH
FFFFF04AH	Port CT mode control register	PMCCT	R/W		\checkmark		00H/53H
FFFFF04CH	Port CM mode control register	PMCCM	R/W		\checkmark		00H/0FH
FFFFF060H	Chip area selection control register 0	CSC0	R/W			\checkmark	2C11H
FFFFF062H	Chip area selection control register 1	CSC1	R/W			\checkmark	2C11H
FFFFF064H	Peripheral area selection control register	BPC	R/W			\checkmark	0000H
FFFFF066H	Bus size configuration register	BSC	R/W			\checkmark	0000H/5555H
FFFFF06EH	System wait control register	VSWC	R/W				77H
FFFFF080H	DMA source address register 0L	DSA0L	R/W			\checkmark	Undefined
FFFFF082H	DMA source address register 0H	DSA0H	R/W			\checkmark	Undefined
FFFFF084H	DMA destination address register 0L	DDA0L	R/W			\checkmark	Undefined
FFFFF086H	DMA destination address register 0H	DDA0H	R/W			\checkmark	Undefined
FFFFF088H	DMA source address register 1L	DSA1L	R/W			\checkmark	Undefined
FFFFF08AH	DMA source address register 1H	DSA1H	R/W			\checkmark	Undefined
FFFFF08CH	DMA destination address register 1L	DDA1L	R/W			\checkmark	Undefined
FFFFF08EH	DMA destination address register 1H	DDA1H	R/W			\checkmark	Undefined
FFFFF090H	DMA source address register 2L	DSA2L	R/W			\checkmark	Undefined
FFFFF092H	DMA source address register 2H	DSA2H	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	Initial Value		
				1 Bit	8 Bits	16 Bits	
FFFFF094H	DMA destination address register 2L	DDA2L	R/W			\checkmark	Undefined
FFFFF096H	DMA destination address register 2H	DDA2H	R/W			\checkmark	Undefined
FFFFF098H	DMA source address register 3L	DSA3L	R/W			\checkmark	Undefined
FFFFF09AH	DMA source address register 3H	DSA3H	R/W			\checkmark	Undefined
FFFFF09CH	DMA destination address register 3L	DDA3L	R/W			\checkmark	Undefined
FFFFF09EH	DMA destination address register 3H	DDA3H	R/W			\checkmark	Undefined
FFFFF0C0H	DMA transfer count register 0	DBC0	R/W			\checkmark	Undefined
FFFFF0C2H	DMA transfer count register 1	DBC1	R/W			\checkmark	Undefined
FFFFF0C4H	DMA transfer count register 2	DBC2	R/W			\checkmark	Undefined
FFFFF0C6H	DMA transfer count register 3	DBC3	R/W			\checkmark	Undefined
FFFF0D0H	DMA addressing control register 0	DADC0	R/W			\checkmark	0000H
FFFFF0D2H	DMA addressing control register 1	DADC1	R/W			\checkmark	0000H
FFFFF0D4H	DMA addressing control register 2	DADC2	R/W			\checkmark	0000H
FFFFF0D6H	DMA addressing control register 3	DADC3	R/W			\checkmark	0000H
FFFFF0E0H	DMA channel control register 0	DCHC0	R/W	\checkmark	\checkmark		00H
FFFFF0E2H	DMA channel control register 1	DCHC1	R/W	\checkmark	\checkmark		00H
FFFFF0E4H	DMA channel control register 2	DCHC2	R/W	\checkmark	\checkmark		00H
FFFFF0E6H	DMA channel control register 3	DCHC3	R/W	\checkmark	\checkmark		00H
FFFFF0F0H	DMA disable status register	DDIS	R		\checkmark		00H
FFFFF0F2H	DMA restart register	DRST	R/W		\checkmark		00H
FFFFF100H	Interrupt mask register 0	IMR0	R/W			\checkmark	FFFFH
FFFFF100H	Interrupt mask register 0L	IMR0L	R/W	\checkmark	\checkmark		FFH
FFFFF101H	Interrupt mask register 0H	IMR0H	R/W	\checkmark	\checkmark		FFH
FFFFF102H	Interrupt mask register 1	IMR1	R/W			\checkmark	FFFFH
FFFFF102H	Interrupt mask register 1L	IMR1L	R/W	\checkmark	\checkmark		FFH
FFFFF103H	Interrupt mask register 1H	IMR1H	R/W	\checkmark	\checkmark		FFH
FFFFF104H	Interrupt mask register 2	IMR2	R/W			\checkmark	FFFFH
FFFFF104H	Interrupt mask register 2L	IMR2L	R/W	\checkmark	\checkmark		FFH
FFFFF105H	Interrupt mask register 2H	IMR2H	R/W	\checkmark	\checkmark		FFH
FFFFF106H	Interrupt mask register 3	IMR3	R/W			\checkmark	FFFFH
FFFFF106H	Interrupt mask register 3L	IMR3L	R/W	\checkmark	\checkmark		FFH
FFFFF107H	Interrupt mask register 3H	IMR3H	R/W	\checkmark	\checkmark		FFH
FFFFF110H	Interrupt control register	P0IC0	R/W	\checkmark	\checkmark		47H
FFFFF112H	Interrupt control register	P0IC1	R/W	\checkmark	\checkmark		47H
FFFFF114H	Interrupt control register	P0IC2	R/W	\checkmark	\checkmark		47H
FFFFF116H	Interrupt control register	P0IC3	R/W	\checkmark	\checkmark		47H
FFFFF118H	Interrupt control register	P0IC4	R/W	\checkmark			47H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
FFFFF11AH	Interrupt control register	P0IC5	R/W				47H
FFFFF11CH	Interrupt control register	P0IC6	R/W		\checkmark		47H
FFFFF11EH	Interrupt control register	DETIC0	R/W		\checkmark		47H
FFFFF120H	Interrupt control register	DETIC1	R/W				47H
FFFFF122H	Interrupt control register	TM0IC0	R/W		\checkmark		47H
FFFFF124H	Interrupt control register	CM03IC0	R/W		\checkmark		47H
FFFFF126H	Interrupt control register	TM0IC1	R/W	\checkmark	\checkmark		47H
FFFFF128H	Interrupt control register	CM03IC1	R/W		\checkmark		47H
FFFFF12AH	Interrupt control register	CC10IC0	R/W	\checkmark	\checkmark		47H
FFFFF12CH	Interrupt control register	CC10IC1	R/W	\checkmark	\checkmark		47H
FFFFF12EH	Interrupt control register	CM10IC0	R/W	\checkmark	\checkmark		47H
FFFFF130H	Interrupt control register	CM10IC1	R/W	\checkmark	\checkmark		47H
FFFFF132H	Interrupt control register	CC11IC0	R/W	\checkmark	\checkmark		47H
FFFFF134H	Interrupt control register	CC11IC1	R/W		\checkmark		47H
FFFFF136H	Interrupt control register	CM11IC0	R/W		\checkmark		47H
FFFFF138H	Interrupt control register	CM11IC1	R/W		\checkmark		47H
FFFFF13AH	Interrupt control register	TM2IC0	R/W		\checkmark		47H
FFFFF13CH	Interrupt control register	TM2IC1	R/W		\checkmark		47H
FFFFF13EH	Interrupt control register	CC2IC0	R/W		\checkmark		47H
FFFFF140H	Interrupt control register	CC2IC1	R/W				47H
FFFFF142H	Interrupt control register	CC2IC2	R/W		\checkmark		47H
FFFFF144H	Interrupt control register	CC2IC3	R/W				47H
FFFFF146H	Interrupt control register	CC2IC4	R/W		\checkmark		47H
FFFFF148H	Interrupt control register	CC2IC5	R/W	\checkmark	\checkmark		47H
FFFFF14AH	Interrupt control register	TM3IC0	R/W		\checkmark		47H
FFFFF14CH	Interrupt control register	CC3IC0	R/W		\checkmark		47H
FFFFF14EH	Interrupt control register	CC3IC1	R/W	\checkmark	\checkmark		47H
FFFFF150H	Interrupt control register	CM4IC0	R/W	\checkmark	\checkmark		47H
FFFFF152H	Interrupt control register	DMAIC0	R/W	\checkmark	\checkmark		47H
FFFFF154H	Interrupt control register	DMAIC1	R/W	\checkmark	\checkmark		47H
FFFFF156H	Interrupt control register	DMAIC2	R/W				47H
FFFFF158H	Interrupt control register	DMAIC3	R/W				47H
FFFFF15AH	Interrupt control register	CANIC0	R/W				47H
FFFFF15CH	Interrupt control register	CANIC1	R/W				47H
FFFFF15EH	Interrupt control register	CANIC2	R/W				47H
FFFFF160H	Interrupt control register	CANIC3	R/W		\checkmark		47H
FFFFF162H	Interrupt control register	CSIIC0	R/W				47H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	Initial Value	
				1 Bit	8 Bits	16 Bits	
FFFFF164H	Interrupt control register	CSIIC1	R/W	\checkmark	\checkmark		47H
FFFFF166H	Interrupt control register	SRIC0	R/W	\checkmark	\checkmark		47H
FFFFF168H	Interrupt control register	STIC0	R/W	\checkmark	\checkmark		47H
FFFFF16AH	Interrupt control register	SEIC0	R/W	\checkmark	\checkmark		47H
FFFFF16CH	Interrupt control register	SRIC1	R/W	\checkmark	\checkmark		47H
FFFFF16EH	Interrupt control register	STIC1	R/W	\checkmark	\checkmark		47H
FFFFF170H	Interrupt control register	SRIC2	R/W	\checkmark	\checkmark		47H
FFFFF172H	Interrupt control register	STIC2	R/W	\checkmark	\checkmark		47H
FFFFF174H	Interrupt control register	ADIC0	R/W	\checkmark	\checkmark		47H
FFFFF176H	Interrupt control register	ADIC1	R/W	\checkmark	\checkmark		47H
FFFFF1FAH	In-service priority register	ISPR	R	\checkmark	\checkmark		00H
FFFFF1FCH	Command register	PRCMD	W		\checkmark		Undefined
FFFFF1FEH	Power save control register	PSC	R/W	\checkmark			00H
FFFFF200H	A/D scan mode register 00	ADSCM00	R/W			\checkmark	0000H
FFFFF200H	A/D scan mode register 00L	ADSCM00L	R/W	\checkmark			00H
FFFFF201H	A/D scan mode register 00H	ADSCM00H	R/W	\checkmark			00H
FFFFF202H	A/D scan mode register 01	ADSCM01	R/W			\checkmark	0000H
FFFFF202H	A/D scan mode register 01L	ADSCM01L	R				00H
FFFFF203H	A/D scan mode register 01H	ADSCM01H	R/W	\checkmark	\checkmark		00H
FFFFF204H	A/D voltage detection mode register 0	ADETM0	R/W			\checkmark	0000H
FFFFF204H	A/D voltage detection mode register 0L	ADETMOL	R/W	\checkmark	\checkmark		00H
FFFFF205H	A/D voltage detection mode register 0H	ADETM0H	R/W	\checkmark			00H
FFFFF210H	A/D conversion result register 00	ADCR00	R			\checkmark	0000H
FFFFF212H	A/D conversion result register 01	ADCR01	R			\checkmark	0000H
FFFFF214H	A/D conversion result register 02	ADCR02	R			\checkmark	0000H
FFFFF216H	A/D conversion result register 03	ADCR03	R			\checkmark	0000H
FFFFF218H	A/D conversion result register 04	ADCR04	R			\checkmark	0000H
FFFFF21AH	A/D conversion result register 05	ADCR05	R			\checkmark	0000H
FFFFF21CH	A/D conversion result register 06	ADCR06	R			\checkmark	0000H
FFFFF21EH	A/D conversion result register 07	ADCR07	R			\checkmark	0000H
FFFFF240H	A/D scan mode register 10	ADSCM10	R/W			V	0000H
FFFFF240H	A/D scan mode register 10L	ADSCM10L	R/W	\checkmark			00H
FFFFF241H	A/D scan mode register 10H	ADSCM10H	R/W	\checkmark	\checkmark		00H
FFFFF242H	A/D scan mode register 11	ADSCM11	R/W			\checkmark	0000H
FFFFF242H	A/D scan mode register 11L	ADSCM11L	R				00H
FFFFF243H	A/D scan mode register 11H	ADSCM11H	R/W	\checkmark			00H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
FFFFF244H	A/D voltage detection mode register 1	ADETM1	R/W			\checkmark	0000H
FFFFF244H	A/D voltage detection mode register 1L	ADETM1L	R/W	\checkmark	\checkmark		00H
FFFFF245H	A/D voltage detection mode register 1H	ADETM1H	R/W	\checkmark	\checkmark		00H
FFFFF250H	A/D conversion result register 10	ADCR10	R			\checkmark	0000H
FFFFF252H	A/D conversion result register 11	ADCR11	R			\checkmark	0000H
FFFF254H	A/D conversion result register 12	ADCR12	R				0000H
FFFFF256H	A/D conversion result register 13	ADCR13	R				0000H
FFFFF258H	A/D conversion result register 14	ADCR14	R			\checkmark	0000H
FFFF25AH	A/D conversion result register 15	ADCR15	R			\checkmark	0000H
FFFFF25CH	A/D conversion result register 16	ADCR16	R			\checkmark	0000H
FFFFF25EH	A/D conversion result register 17	ADCR17	R			\checkmark	0000H
FFFFF280H	A/D internal trigger selection register	ITRG0	R/W	\checkmark	\checkmark		00H
FFFFF400H	Port 0	P0	R		\checkmark		Undefined
FFFFF402H	Port 1	P1	R/W		\checkmark		Undefined
FFFFF404H	Port 2	P2	R/W	\checkmark	\checkmark		Undefined
FFFFF406H	Port 3	P3	R/W				Undefined
FFFFF408H	Port 4	P4	R/W	\checkmark	\checkmark		Undefined
FFFFF422H	Port 1 mode register	PM1	R/W		\checkmark		FFH
FFFFF424H	Port 2 mode register	PM2	R/W	\checkmark	\checkmark		FFH
FFFFF426H	Port 3 mode register	PM3	R/W				FFH
FFFFF428H	Port 4 mode register	PM4	R/W	\checkmark	\checkmark		FFH
FFFFF442H	Port 1 mode control register	PMC1	R/W				00H
FFFFF444H	Port 2 mode control register	PMC2	R/W	\checkmark	\checkmark		00H
FFFFF446H	Port 3 mode control register	PMC3	R/W		\checkmark		00H
FFFFF448H	Port 4 mode control register	PMC4	R/W	\checkmark	\checkmark		00H
FFFFF462H	Port 1 function control register	PFC1	R/W				00H
FFFFF464H	Port 2 function control register	PFC2	R/W		\checkmark		00H
FFFFF480H	Bus cycle type configuration register 0	BCT0	R/W			\checkmark	ССССН
FFFFF482H	Bus cycle type configuration register 1	BCT1	R/W			\checkmark	ССССН
FFFFF484H	Data wait control register 0	DWC0	R/W				3333H
FFFFF486H	Data wait control register 1	DWC1	R/W				3333H
FFFFF488H	Address wait control register	AWC	R/W			\checkmark	0000H
FFFF48AH	Bus cycle control register	BCC	R/W				ААААН
FFFF540H	Timer 4	TM4	R				0000H
FFFF542H	Compare register 4	CM4	R/W			\checkmark	0000H
FFFF544H	Timer control register 4	TMC4	R/W	\checkmark	\checkmark		00H
FFFF570H	Dead-time timer reload register 0	DTRR0	R/W				0FFFH

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	Initial Value	
				1 Bit	8 Bits	16 Bits	
FFFFF572H	Buffer register CM00	BFCM00	R/W			\checkmark	FFFFH
FFFFF574H	Buffer register CM01	BFCM01	R/W			\checkmark	FFFFH
FFFF576H	Buffer register CM02	BFCM02	R/W			\checkmark	FFFFH
FFFF578H	Buffer register CM03	BFCM03	R/W			\checkmark	FFFFH
FFFF57AH	Timer control register 00	TMC00	R/W			\checkmark	0508H
FFFF57AH	Timer control register 00L	TMC00L	R/W				08H
FFFFF57BH	Timer control register 00H	TMC00H	R/W	\checkmark	\checkmark		05H
FFFF57CH	Timer unit control register 00	TUC00	R/W	\checkmark	\checkmark		01H
FFFFF57DH	Timer output mode register 0	TOMR0	R/W		\checkmark		00H
FFFFF57EH	PWM software timing output register 0	PSTO0	R/W	\checkmark	\checkmark		00H
FFFFF57FH	PWM output enable register 0	POER0	R/W				00H
FFFF580H	TOMR write enable register 0	SPEC0	R/W			\checkmark	0000H
FFFF5B0H	Dead-time timer reload register 1	DTRR1	R/W			\checkmark	0FFFH
FFFF5B2H	Buffer register CM10	BFCM10	R/W			\checkmark	FFFFH
FFFF5B4H	Buffer register CM11	BFCM11	R/W			\checkmark	FFFFH
FFFF5B6H	Buffer register CM12	BFCM12	R/W			\checkmark	FFFFH
FFFF5B8H	Buffer register CM13	BFCM13	R/W			\checkmark	FFFFH
FFFF5BAH	Timer control register 01	TMC01	R/W			\checkmark	0508H
FFFF5BAH	Timer control register 01L	TMC01L	R/W				08H
FFFF5BBH	Timer control register 01H	TMC01H	R/W	\checkmark	\checkmark		05H
FFFFF5BCH	Timer unit control register 01	TUC01	R/W	\checkmark	\checkmark		01H
FFFF5BDH	Timer output mode register 1	TOMR1	R/W		\checkmark		00H
FFFF5BEH	PWM software timing output register 1	PSTO1	R/W	\checkmark	\checkmark		00H
FFFF5BFH	PWM output enable register 1	POER1	R/W	\checkmark	\checkmark		00H
FFFF5C0H	TOMR write enable register 1	SPEC1	R/W			\checkmark	0000H
FFFF5D0H	Timer 0 clock selection register	PRM01	R/W	\checkmark	\checkmark		00H
FFFF5D8H	Timer 1/timer 2 clock selection register	PRM02	R/W	\checkmark	\checkmark		00H
FFFFF5E0H	Timer 10	TM10	R/W			\checkmark	0000H
FFFFF5E2H	Compare register 100	CM100	R/W			\checkmark	0000H
FFFFF5E4H	Compare register 101	CM101	R/W			\checkmark	0000H
FFFFF5E6H	Capture/compare register 100	CC100	R/W			\checkmark	0000H
FFFFF5E8H	Capture/compare register 101	CC101	R/W			\checkmark	0000H
FFFF5EAH	Capture/compare control register 0	CCR0	R/W				00H
FFFFF5EBH	Timer unit mode register 0	TUM0	R/W				00H
FFFF5ECH	Timer control register 10	TMC10	R/W				00H
FFFF5EDH	Signal edge selection register 10	SESA10	R/W				00H
FFFFF5EEH	Prescaler mode register 10	PRM10	R/W				07H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	(7/1 <i>2</i> Initial Value
				1 Bit	8 Bits	16 Bits	
FFFF5EFH	Status register 0	STATUS0	R	\checkmark	\checkmark		00H
FFFF5F6H	CC101 capture input selection register	CSL10	R/W	\checkmark	\checkmark		00H
FFFF5F8H	Timer 10 noise elimination time selection register	NRC10	R/W	\checkmark	\checkmark		00H
FFFF600H	Timer 11	TM11	R/W			\checkmark	0000H
FFFF602H	Compare register 110	CM110	R/W			\checkmark	0000H
FFFF604H	Compare register 111	CM111	R/W			\checkmark	0000H
FFFF606H	Capture/compare register 110	CC110	R/W			\checkmark	0000H
FFFFF608H	Capture/compare register 111	CC111	R/W			\checkmark	0000H
FFFF60AH	Capture/compare control register 1	CCR1	R/W	\checkmark	\checkmark		00H
FFFF60BH	Timer unit mode register 1	TUM1	R/W	\checkmark	\checkmark		00H
FFFF60CH	Timer control register 11	TMC11	R/W		\checkmark		00H
FFFF60DH	Signal edge selection register 11	SESA11	R/W	\checkmark	\checkmark		00H
FFFF60EH	Prescaler mode register 11	PRM11	R/W	\checkmark	\checkmark		07H
FFFF60FH	Status register 1	STATUS1	R	\checkmark	\checkmark		00H
FFFFF616H	CC111 capture input selection register	CSL11	R/W	\checkmark	\checkmark		00H
FFFFF618H	Timer 11 noise elimination time selection register	NRC11	R/W	\checkmark	\checkmark		00H
FFFFF620H	Timer connection selection register 0	TMIC0	R/W	\checkmark	\checkmark		00H
FFFFF630H	Timer 2 input filter mode register 0	FEM0	R/W	\checkmark	\checkmark		00H
FFFFF631H	Timer 2 input filter mode register 1	FEM1	R/W	\checkmark	\checkmark		00H
FFFFF632H	Timer 2 input filter mode register 2	FEM2	R/W	\checkmark	\checkmark		00H
FFFFF633H	Timer 2 input filter mode register 3	FEM3	R/W	\checkmark	\checkmark		00H
FFFF634H	Timer 2 input filter mode register 4	FEM4	R/W	\checkmark	\checkmark		00H
FFFFF635H	Timer 2 input filter mode register 5	FEM5	R/W	\checkmark	\checkmark		00H
FFFFF640H	Timer 2 clock stop register 0	STOPTE0	R/W			\checkmark	0000H
FFFFF640H	Timer 2 clock stop register 0L	STOPTE0L	R		\checkmark		00H
FFFFF641H	Timer 2 clock stop register 0H	STOPTE0H	R/W	\checkmark	\checkmark		00H
FFFFF642H	Timer 2 count clock/control edge selection register 0	CSE0	R/W			\checkmark	0000H
FFFF642H	Timer 2 count clock/control edge selection register 0L	CSE0L	R/W	V	\checkmark		00H
FFFF643H	Timer 2 count clock/control edge selection register 0H	CSE0H	R/W	V	\checkmark		00H
FFFF644H	Timer 2 sub-channel input event edge selection register 0	SESE0	R/W			\checkmark	0000H
FFFF644H	Timer 2 sub-channel input event edge selection register 0L	SESEOL	R/W	\checkmark	\checkmark		00H
FFFFF645H	Timer 2 sub-channel input event edge selection register 0H	SESE0H	R/W	V	\checkmark		00H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
FFFF646H	Timer 2 time base control register 0	TCRE0	R/W			\checkmark	0000H
FFFFF646H	Timer 2 time base control register 0L	TCRE0L	R/W		\checkmark		00H
FFFFF647H	Timer 2 time base control register 0H	TCRE0H	R/W	\checkmark	\checkmark		00H
FFFF648H	Timer 2 output control register 0	OCTLE0	R/W			\checkmark	0000H
FFFFF648H	Timer 2 output control register 0L	OCTLE0L	R/W	\checkmark	\checkmark		00H
FFFFF649H	Timer 2 output control register 0H	OCTLE0H	R/W	\checkmark	\checkmark		00H
FFFF64AH	Timer 2 sub-channel 0, 5 capture/compare control register	CMSE050	R/W			\checkmark	0000H
FFFF64CH	Timer 2 sub-channel 1, 2 capture/compare control register	CMSE120	R/W			\checkmark	0000H
FFFF64EH	Timer 2 sub-channel 3, 4 capture/compare control register	CMSE340	R/W			\checkmark	0000H
FFFF650H	Timer 2 sub-channel 1 sub capture/compare register	CVSE10	R/W			\checkmark	0000H
FFFF652H	Timer 2 sub-channel 1 main capture/compare register	CVPE10	R			\checkmark	0000H
FFFF654H	Timer 2 sub-channel 2 sub capture/compare register	CVSE20	R/W			\checkmark	0000H
FFFF656H	Timer 2 sub-channel 2 main capture/compare register	CVPE20	R			\checkmark	0000H
FFFFF658H	Timer 2 sub-channel 3 sub capture/compare register	CVSE30	R/W			\checkmark	0000H
FFFF65AH	Timer 2 sub-channel 3 main capture/compare register	CVPE30	R			\checkmark	0000H
FFFF65CH	Timer 2 sub-channel 4 sub capture/compare register	CVSE40	R/W			\checkmark	0000H
FFFF65EH	Timer 2 sub-channel 4 main capture/compare register	CVPE40	R			\checkmark	0000H
FFFF660H	Timer 2 sub-channel 0 capture/compare register	CVSE00	R/W			\checkmark	0000H
FFFF662H	Timer 2 sub-channel 5 capture/compare register	CVSE50	R/W			\checkmark	0000H
FFFF664H	Timer 2 time base status register 0	TBSTATE0	R/W			\checkmark	0101H
FFFFF664H	Timer 2 time base status register 0L	TBSTATEOL	R/W		\checkmark		01H
FFFFF665H	Timer 2 time base status register 0H	TBSTATE0H	R/W	\checkmark	\checkmark		01H
FFFF666H	Timer 2 capture/compare 1 to 4 status register 0	CCSTATE0	R/W			\checkmark	0000H
FFFF666H	Timer 2 capture/compare 1 to 4 status register 0L	CCSTATEOL	R/W	\checkmark	\checkmark		00H
FFFF667H	Timer 2 capture/compare 1 to 4 status register 0H	CCSTATE0H	R/W	V	V		00H

Address	Function Register Name	Symbol	R/W	Bit Units	for Man	ipulation	(9/11) Initial Value
				1 Bit	8 Bits	16 Bits	
FFFF668H	Timer 2 output delay register 0	ODELE0	R/W			\checkmark	0000H
FFFF668H	Timer 2 output delay register 0L	ODELE0L	R/W		\checkmark		00H
FFFF669H	Timer 2 output delay register 0H	ODELE0H	R/W		\checkmark		00H
FFFF66AH	Timer 2 software event capture register	CSCE0	R/W			\checkmark	0000H
FFFF680H	Timer 3	TM3	R			\checkmark	0000H
FFFF682H	Capture/compare register 30	CC30	R/W			\checkmark	0000H
FFFF684H	Capture/compare register 31	CC31	R/W			\checkmark	0000H
FFFF686H	Timer control register 30	TMC30	R/W		\checkmark		00H
FFFF688H	Timer control register 31	TMC31	R/W		\checkmark		20H
FFFF689H	Valid edge selection register	SESC	R/W		\checkmark		00H
FFFF690H	Timer 3 clock selection register	PRM03	R/W		\checkmark		00H
FFFF698H	Timer 3 noise elimination time selection register	NRC3	R/W	\checkmark	\checkmark		00H
FFFFF800H	Peripheral command register	PHCMD	W		\checkmark		Undefined
FFFFF802H	Peripheral status register	PHS	R/W	\checkmark	\checkmark		00H
FFFFF810H	DMA trigger factor register 0	DTFR0	R/W		\checkmark		00H
FFFFF812H	DMA trigger factor register 1	DTFR1	R/W	\checkmark	\checkmark		00H
FFFFF814H	DMA trigger factor register 2	DTFR2	R/W	\checkmark	\checkmark		00H
FFFFF816H	DMA trigger factor register 3	DTFR3	R/W	\checkmark	\checkmark		00H
FFFFF820H	Power save mode register	PSMR	R/W		\checkmark		00H
FFFFF822H	Clock control register	СКС	R/W		\checkmark		00H
FFFFF824H	Lock register	LOCKR	R		\checkmark		0000000xB
FFFFF880H	External interrupt mode register 0	INTM0	R/W	\checkmark	\checkmark		00H
FFFF882H	External interrupt mode register 1	INTM1	R/W		\checkmark		00H
FFFF884H	External interrupt mode register 2	INTM2	R/W		\checkmark		00H
FFFF8D4H	Flash programming mode control register	FLPMC	R/W		\checkmark		08H/0CH/00H
FFFF900H	Clocked serial interface mode register 0	CSIM0	R/W	\checkmark	\checkmark		00H
FFFFF901H	Clocked serial interface clock selection register 0	CSIC0	R/W	\checkmark	\checkmark		00H
FFFF902H	Clocked serial interface reception buffer register 0	SIRB0	R			\checkmark	0000H
FFFFF902H	Clocked serial interface reception buffer register L0	SIRBL0	R	V	\checkmark		00H
FFFFF904H	Clocked serial interface transmission buffer register 0	SOTB0	R/W			\checkmark	0000H
FFFF904H	Clocked serial interface transmission buffer register L0	SOTBL0	R/W	V	\checkmark		00H
FFFF906H	Clocked serial interface read-only reception buffer register 0	SIRBE0	R			\checkmark	0000H
FFFFF906H	Clocked serial interface read-only reception buffer register L0	SIRBEL0	R	V	\checkmark		00H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
FFFF908H	Clocked serial interface initial transmission buffer register 0	SOTBF0	R/W			V	0000H
FFFF908H	Clocked serial interface initial transmission buffer register L0	SOTBFL0	R/W	V	V		00H
FFFFF90AH	Serial I/O shift register 0	SIO0	R			\checkmark	0000H
FFFFF90AH	Serial I/O shift register L0	SIOL0	R	\checkmark	\checkmark		00H
FFFFF910H	Clocked serial interface mode register 1	CSIM1	R/W	\checkmark	\checkmark		00H
FFFFF911H	Clocked serial interface clock selection register 1	CSIC1	R/W	V	\checkmark		00H
FFFFF912H	Clocked serial interface reception buffer register 1	SIRB1	R			\checkmark	0000H
FFFFF912H	Clocked serial interface reception buffer register L1	SIRBL1	R	V	V		00H
FFFFF914H	Clocked serial interface transmission buffer register 1	SOTB1	R/W			V	0000H
FFFFF914H	Clocked serial interface transmission buffer register L1	SOTBL1	R/W	V	V		00H
FFFFF916H	Clocked serial interface read-only reception buffer register 1	SIRBE1	R			\checkmark	0000H
FFFFF916H	Clocked serial interface read-only reception buffer register L1	SIRBEL1	R	V	V		00H
FFFFF918H	Clocked serial interface initial transmission buffer register 1	SOTBF1	R/W			V	0000H
FFFFF918H	Clocked serial interface initial transmission buffer register L1	SOTBFL1	R/W	V	\checkmark		00H
FFFFF91AH	Serial I/O shift register 1	SIO1	R			\checkmark	0000H
FFFFF91AH	Serial I/O shift register L1	SIOL1	R	\checkmark	\checkmark		00H
FFFFF920H	Prescaler mode register 3	PRSM3	R/W	\checkmark	\checkmark		00H
FFFFF922H	Prescaler compare register 3	PRSCM3	R/W		\checkmark		00H
FFFFF930H	FCAN clock selection register	PRM04	R/W	\checkmark	\checkmark		00H
FFFFFA00H	Asynchronous serial interface mode register 0	ASIM0	R/W	\checkmark	\checkmark		01H
FFFFFA02H	Reception buffer register 0	RXB0	R		\checkmark		FFH
FFFFFA03H	Asynchronous serial interface status register 0	ASIS0	R				00H
FFFFFA04H	Transmission buffer register 0	TXB0	R/W				FFH
FFFFFA05H	Asynchronous serial interface transmission status register 0	ASIF0	R	\checkmark	\checkmark		00H
FFFFFA06H	Clock selection register 0	CKSR0	R/W				00H
FFFFFA07H	Baud rate generator control register 0	BRGC0	R/W				FFH
FFFFFA20H	2-frame continuous reception buffer register 1	RXB1	R			\checkmark	Undefined
FFFFFA22H	Reception buffer register L1	RXBL1	R				Undefined
FFFFFA24H	2-frame continuous transmission shift register 1	TXS1	W			\checkmark	Undefined

		1		1			(11/11
Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
FFFFFA26H	Transmission shift register L1	TXSL1	W		\checkmark		Undefined
FFFFFA28H	Asynchronous serial interface mode register 10	ASIM10	R/W	\checkmark	\checkmark		81H
FFFFA2AH	Asynchronous serial interface mode register 11	ASIM11	R/W	\checkmark	\checkmark		00H
FFFFFA2CH	Asynchronous serial interface status register 1	ASIS1	R	\checkmark	\checkmark		00H
FFFFFA2EH	Prescaler mode register 1	PRSM1	R/W	\checkmark	\checkmark		00H
FFFFFA30H	Prescaler compare register 1	PRSCM1	R/W		\checkmark		00H
FFFFFA40H	2-frame continuous reception buffer register 2	RXB2	R			\checkmark	Undefined
FFFFFA42H	Reception buffer register L2	RXBL2	R		\checkmark		Undefined
FFFFFA44H	2-frame continuous transmission shift register 2	TXS2	W			\checkmark	Undefined
FFFFFA46H	Transmission shift register L2	TXSL2	W		\checkmark		Undefined
FFFFFA48H	Asynchronous serial interface mode register 20	ASIM20	R/W	\checkmark	\checkmark		81H
FFFFFA4AH	Asynchronous serial interface mode register 21	ASIM21	R/W	\checkmark	\checkmark		00H
FFFFFA4CH	Asynchronous serial interface status register 2	ASIS2	R	\checkmark	\checkmark		00H
FFFFFA4EH	Prescaler mode register 2	PRSM2	R/W	\checkmark	\checkmark		00H
FFFFFA50H	Prescaler compare register 2	PRSCM2	R/W		\checkmark		00H
FFFFFA60H	RAM access data buffer register L	NBDL	R/W			\checkmark	0000H
FFFFFA60H	RAM access data buffer register LL	NBDLL	R/W		\checkmark		00H
FFFFFA61H	RAM access data buffer register LU	NBDLU	R/W		\checkmark		00H
FFFFFA62H	RAM access data buffer register H	NBDH	R/W			\checkmark	0000H
FFFFFA62H	RAM access data buffer register HL	NBDHL	R/W		\checkmark		00H
FFFFFA63H	RAM access data buffer register HU	NBDHU	R/W		\checkmark		00H
FFFFA64H	DMA source address setting register SL	NBDMSL	R			\checkmark	Undefined
FFFFA66H	DMA source address setting register SH	NBDMSH	R			\checkmark	Undefined
FFFFA68H	DMA destination address setting register DL	NBDMDL	R			\checkmark	Undefined
FFFFA6AH	DMA destination address setting register DH	NBDMDH	R			\checkmark	Undefined

76

3.4.9 Programmable peripheral I/O registers

*

In the V850E/IA1, the 16 KB area of x0000H to x3FFFH is provided as a programmable peripheral I/O area. In this area, the area between x2000H and x2FFFH is used exclusively for the FCAN controller.

The internal bus of the V850E/IA1 becomes active when the on-chip peripheral I/O register area (FFFF000H to FFFFFFH) or the programmable peripheral I/O register area (xxxxm000H to xxxxnFFFH) is accessed (m = xx00B, n = xx11B). However, the on-chip peripheral I/O area is allocated to the last 4 KB of the programmable peripheral I/O register area. Note that when data is written to this area, the written contents are reflected on the on-chip peripheral I/O area. Therefore, access to this area is prohibited. To access the on-chip peripheral I/O area, be sure to specify addresses FFFF000H to FFFFFFH.




Figure 3-7. Programmable Peripheral I/O Register (Outline)

selection.

- Caution When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.
 - Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programable I/O Area field.
 - Map the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.

(1) Peripheral area selection control register (BPC)

This register can be read/written in 16-bit units.

15 <i>°</i>	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial va
BPC PA15	0	PA13	PA12	PA11	PA10	PA09	PA08	PA07	PA06	PA05	PA04	PA03	PA02	PA01	PA00	FFFFF064H	0000H
Bit position		Bit	name	•							F	unctio	'n				
15		PA15	5		Enab	les/di	sable	s usa	ge of p	orogra	immal	ble pe	riphe	ral I/O) area		
					F	PA15			Us	age o	f prog	Iramm	nable	periph	neral I	/O area	
						0	D	isable	s usa	ge of	progra	amma	ble p	eriphe	eral I/C) area	
						1	E	nable	s usag	ge of p	orogra	mmal	ble pe	riphe	ral I/O	area	
						1	E	nable	s usag	ge of p	orogra	ammal	ble pe	riphe	ral I/O	area	
13 to 0		 PA13	to PA	400	Spec	1 ifies a					0			•		orresponds to	A27 to

A list of the programmable peripheral I/O registers is shown below.

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn804H	CAN message data length register 00	M_DLC00	R/W				Undefined
xxxxn805H	CAN message control register 00	M_CTRL00	R/W		\checkmark		Undefined
xxxxn806H	CAN message time stamp register 00	M_TIME00	R/W			\checkmark	Undefined
xxxxn808H	CAN message data register 000	M_DATA000	R/W		\checkmark		Undefined
xxxxn809H	CAN message data register 001	M_DATA001	R/W		\checkmark		Undefined
xxxxn80AH	CAN message data register 002	M_DATA002	R/W		\checkmark		Undefined
xxxxn80BH	CAN message data register 003	M_DATA003	R/W		\checkmark		Undefined
xxxxn80CH	CAN message data register 004	M_DATA004	R/W		\checkmark		Undefined
xxxxn80DH	CAN message data register 005	M_DATA005	R/W		\checkmark		Undefined
xxxxn80EH	CAN message data register 006	M_DATA006	R/W		\checkmark		Undefined
xxxxn80FH	CAN message data register 007	M_DATA007	R/W		\checkmark		Undefined
xxxxn810H	CAN message ID register L00	M_IDL00	R/W			\checkmark	Undefined
xxxxn812H	CAN message ID register H00	M_IDH00	R/W			\checkmark	Undefined
xxxxn814H	CAN message configuration register 00	M_CONF00	R/W				Undefined
xxxxn815H	CAN message status register 00	M_STAT00	R		\checkmark		Undefined
xxxxn816H	CAN status set/clear register 00	SC_STAT00	W			\checkmark	0000H
xxxxn824H	CAN message data length register 01	M_DLC01	R/W		\checkmark		Undefined
xxxxn825H	CAN message control register 01	M_CTRL01	R/W		\checkmark		Undefined
xxxxn826H	CAN message time stamp register 01	M_TIME01	R/W			\checkmark	Undefined
xxxxn828H	CAN message data register 010	M_DATA010	R/W				Undefined
xxxxn829H	CAN message data register 011	M_DATA011	R/W		\checkmark		Undefined
xxxxn82AH	CAN message data register 012	M_DATA012	R/W				Undefined
xxxxn82BH	CAN message data register 013	M_DATA013	R/W		\checkmark		Undefined
xxxxn82CH	CAN message data register 014	M_DATA014	R/W				Undefined
xxxxn82DH	CAN message data register 015	M_DATA015	R/W				Undefined
xxxxn82EH	CAN message data register 016	M_DATA016	R/W				Undefined
xxxxn82FH	CAN message data register 017	M_DATA017	R/W				Undefined
xxxxn830H	CAN message ID register L01	M_IDL01	R/W			\checkmark	Undefined
xxxxn832H	CAN message ID register H01	M_IDH01	R/W			\checkmark	Undefined
xxxxn834H	CAN message configuration register 01	M_CONF01	R/W				Undefined
xxxxn835H	CAN message status register 01	M_STAT01	R				Undefined
xxxxn836H	CAN status set/clear register 01	SC_STAT01	W			\checkmark	0000H
xxxxn844H	CAN message data length register 02	M_DLC02	R/W				Undefined
xxxxn845H	CAN message control register 02	M_CTRL02	R/W				Undefined
xxxxn846H	CAN message time stamp register 02	M_TIME02	R/W			\checkmark	Undefined
xxxxn848H	CAN message data register 020	M_DATA020	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn849H	CAN message data register 021	M_DATA021	R/W		\checkmark		Undefined
xxxn84AH	CAN message data register 022	M_DATA022	R/W				Undefined
xxxxn84BH	CAN message data register 023	M_DATA023	R/W				Undefined
xxxxn84CH	CAN message data register 024	M_DATA024	R/W		\checkmark		Undefined
xxxxn84DH	CAN message data register 025	M_DATA025	R/W		\checkmark		Undefined
xxxxn84EH	CAN message data register 026	M_DATA026	R/W		\checkmark		Undefined
xxxxn84FH	CAN message data register 027	M_DATA027	R/W				Undefined
xxxxn850H	CAN message ID register L02	M_IDL02	R/W			\checkmark	Undefined
xxxxn852H	CAN message ID register H02	M_IDH02	R/W			\checkmark	Undefined
xxxxn854H	CAN message configuration register 02	M_CONF02	R/W				Undefined
xxxxn855H	CAN message status register 02	M_STAT02	R				Undefined
xxxxn856H	CAN status set/clear register 02	SC_STAT02	W			\checkmark	0000H
xxxxn864H	CAN message data length register 03	M_DLC03	R/W		\checkmark		Undefined
xxxxn865H	CAN message control register 03	M_CTRL03	R/W		\checkmark		Undefined
xxxxn866H	CAN message time stamp register 03	M_TIME03	R/W			\checkmark	Undefined
xxxxn868H	CAN message data register 030	M_DATA030	R/W		\checkmark		Undefined
xxxxn869H	CAN message data register 031	M_DATA031	R/W		\checkmark		Undefined
xxxxn86AH	CAN message data register 032	M_DATA032	R/W		\checkmark		Undefined
xxxxn86BH	CAN message data register 033	M_DATA033	R/W		\checkmark		Undefined
xxxxn86CH	CAN message data register 034	M_DATA034	R/W		\checkmark		Undefined
xxxxn86DH	CAN message data register 035	M_DATA035	R/W		\checkmark		Undefined
xxxxn86EH	CAN message data register 036	M_DATA036	R/W		\checkmark		Undefined
xxxxn86FH	CAN message data register 037	M_DATA037	R/W		\checkmark		Undefined
xxxxn870H	CAN message ID register L03	M_IDL03	R/W			\checkmark	Undefined
xxxxn872H	CAN message ID register H03	M_IDH03	R/W			\checkmark	Undefined
xxxxn874H	CAN message configuration register 03	M_CONF03	R/W		\checkmark		Undefined
xxxxn875H	CAN message status register 03	M_STAT03	R		\checkmark		Undefined
xxxxn876H	CAN status set/clear register 03	SC_STAT03	W			\checkmark	0000H
xxxxn884H	CAN message data length register 04	M_DLC04	R/W				Undefined
xxxxn885H	CAN message control register 04	M_CTRL04	R/W				Undefined
xxxxn886H	CAN message time stamp register 04	M_TIME04	R/W			\checkmark	Undefined
xxxxn888H	CAN message data register 040	M_DATA040	R/W				Undefined
xxxxn889H	CAN message data register 041	M_DATA041	R/W				Undefined
xxxxn88AH	CAN message data register 042	M_DATA042	R/W				Undefined
xxxxn88BH	CAN message data register 043	M_DATA043	R/W				Undefined
xxxxn88CH	CAN message data register 044	M_DATA044	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn88DH	CAN message data register 045	M_DATA045	R/W				Undefined
xxxxn88EH	CAN message data register 046	M_DATA046	R/W		\checkmark		Undefined
xxxxn88FH	CAN message data register 047	M_DATA047	R/W		\checkmark		Undefined
xxxxn890H	CAN message ID register L04	M_IDL04	R/W			\checkmark	Undefined
xxxxn882H	CAN message ID register H04	M_IDH04	R/W			\checkmark	Undefined
xxxxn894H	CAN message configuration register 04	M_CONF04	R/W		\checkmark		Undefined
xxxxn895H	CAN message status register 04	M_STAT04	R		\checkmark		Undefined
xxxxn896H	CAN status set/clear register 04	SC_STAT04	W			\checkmark	0000H
xxxxn8A4H	CAN message data length register 05	M_DLC05	R/W		\checkmark		Undefined
xxxxn8A5H	CAN message control register 05	M_CTRL05	R/W		\checkmark		Undefined
xxxxn8A6H	CAN message time stamp register 05	M_TIME05	R/W			\checkmark	Undefined
xxxxn8A8H	CAN message data register 050	M_DATA050	R/W		\checkmark		Undefined
xxxxn8A9H	CAN message data register 051	M_DATA051	R/W		\checkmark		Undefined
xxxxn8AAH	CAN message data register 052	M_DATA052	R/W		\checkmark		Undefined
xxxxn8ABH	CAN message data register 053	M_DATA053	R/W		\checkmark		Undefined
xxxxn8ACH	CAN message data register 054	M_DATA054	R/W		\checkmark		Undefined
xxxxn8ADH	CAN message data register 055	M_DATA055	R/W		\checkmark		Undefined
xxxxn8AEH	CAN message data register 056	M_DATA056	R/W		\checkmark		Undefined
xxxxn8AFH	CAN message data register 057	M_DATA057	R/W		\checkmark		Undefined
xxxxn8B0H	CAN message ID register L05	M_IDL05	R/W			\checkmark	Undefined
xxxxn8B2H	CAN message ID register H05	M_IDH05	R/W			\checkmark	Undefined
xxxxn8B4H	CAN message configuration register 05	M_CONF05	R/W		\checkmark		Undefined
xxxxn8B5H	CAN message status register 05	M_STAT05	R		\checkmark		Undefined
xxxxn8B6H	CAN status set/clear register 05	SC_STAT05	W			\checkmark	0000H
xxxxn8C4H	CAN message data length register 06	M_DLC06	R/W		\checkmark		Undefined
xxxxn8C5H	CAN message control register 06	M_CTRL06	R/W		\checkmark		Undefined
xxxxn8C6H	CAN message time stamp register 06	M_TIME06	R/W			\checkmark	Undefined
xxxxn8C8H	CAN message data register 060	M_DATA060	R/W				Undefined
xxxxn8C9H	CAN message data register 061	M_DATA061	R/W				Undefined
xxxxn8CAH	CAN message data register 062	M_DATA062	R/W				Undefined
xxxxn8CBH	CAN message data register 063	M_DATA063	R/W		\checkmark		Undefined
xxxxn8CCH	CAN message data register 064	M_DATA064	R/W				Undefined
xxxxn8CDH	CAN message data register 065	M_DATA065	R/W		\checkmark		Undefined
xxxxn8CEH	CAN message data register 066	M_DATA066	R/W		\checkmark		Undefined
xxxxn8CFH	CAN message data register 067	M_DATA067	R/W				Undefined
xxxxn8D0H	CAN message ID register L06	M_IDL06	R/W			\checkmark	Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	(4/1 Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn8D2H	CAN message ID register H06	M_IDH06	R/W			\checkmark	Undefined
xxxxn8D4H	CAN message configuration register 06	M_CONF06	R/W		\checkmark		Undefined
xxxxn8D5H	CAN message status register 06	M_STAT06	R		\checkmark		Undefined
xxxxn8D6H	CAN status set/clear register 06	SC_STAT06	W			\checkmark	0000H
xxxxn8E4H	CAN message data length register 07	M_DLC07	R/W		\checkmark		Undefined
xxxxn8E5H	CAN message control register 07	M_CTRL07	R/W		\checkmark		Undefined
xxxxn8E6H	CAN message time stamp register 07	M_TIME07	R/W			\checkmark	Undefined
xxxxn8E8H	CAN message data register 070	M_DATA070	R/W		\checkmark		Undefined
xxxxn8E9H	CAN message data register 071	M_DATA071	R/W		\checkmark		Undefined
xxxxn8EAH	CAN message data register 072	M_DATA072	R/W		\checkmark		Undefined
xxxxn8EBH	CAN message data register 073	M_DATA073	R/W				Undefined
xxxxn8ECH	CAN message data register 074	M_DATA074	R/W				Undefined
xxxxn8EDH	CAN message data register 075	M_DATA075	R/W				Undefined
xxxxn8EEH	CAN message data register 076	M_DATA076	R/W				Undefined
xxxxn8EFH	CAN message data register 077	M_DATA077	R/W		\checkmark		Undefined
xxxxn8F0H	CAN message ID register L07	M_IDL07	R/W			\checkmark	Undefined
xxxxn8F2H	CAN message ID register H07	M_IDH07	R/W			\checkmark	Undefined
xxxxn8F4H	CAN message configuration register 07	M_CONF07	R/W		\checkmark		Undefined
xxxxn8F5H	CAN message status register 07	M_STAT07	R		\checkmark		Undefined
xxxxn8F6H	CAN status set/clear register 07	SC_STAT07	W			\checkmark	0000H
xxxxn904H	CAN message data length register 08	M_DLC08	R/W		\checkmark		Undefined
xxxxn905H	CAN message control register 08	M_CTRL08	R/W		\checkmark		Undefined
xxxxn906H	CAN message time stamp register 08	M_TIME08	R/W			\checkmark	Undefined
xxxxn908H	CAN message data register 080	M_DATA080	R/W		\checkmark		Undefined
xxxxn909H	CAN message data register 081	M_DATA081	R/W		\checkmark		Undefined
xxxxn90AH	CAN message data register 082	M_DATA082	R/W		\checkmark		Undefined
xxxxn90BH	CAN message data register 083	M_DATA083	R/W		\checkmark		Undefined
xxxxn90CH	CAN message data register 084	M_DATA084	R/W		\checkmark		Undefined
xxxxn90DH	CAN message data register 085	M_DATA085	R/W		\checkmark		Undefined
xxxxn90EH	CAN message data register 086	M_DATA086	R/W		\checkmark		Undefined
xxxxn90FH	CAN message data register 087	M_DATA087	R/W		\checkmark		Undefined
xxxxn910H	CAN message ID register L08	M_IDL08	R/W			\checkmark	Undefined
xxxxn912H	CAN message ID register H08	M_IDH08	R/W			\checkmark	Undefined
xxxxn914H	CAN message configuration register 08	M_CONF08	R/W		\checkmark		Undefined
xxxxn915H	CAN message status register 08	M_STAT08	R				Undefined
xxxxn916H	CAN status set/clear register 08	SC_STAT08	W				0000H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn924H	CAN message data length register 09	M_DLC09	R/W				Undefined
xxxxn925H	CAN message control register 09	M_CTRL09	R/W		\checkmark		Undefined
xxxxn926H	CAN message time stamp register 09	M_TIME09	R/W			\checkmark	Undefined
xxxxn928H	CAN message data register 090	M_DATA090	R/W		\checkmark		Undefined
xxxxn929H	CAN message data register 091	M_DATA091	R/W		\checkmark		Undefined
xxxxn92AH	CAN message data register 092	M_DATA092	R/W		\checkmark		Undefined
xxxxn92BH	CAN message data register 093	M_DATA093	R/W		\checkmark		Undefined
xxxxn92CH	CAN message data register 094	M_DATA094	R/W		\checkmark		Undefined
xxxxn92DH	CAN message data register 095	M_DATA095	R/W		\checkmark		Undefined
xxxxn92EH	CAN message data register 096	M_DATA096	R/W		\checkmark		Undefined
xxxxn92FH	CAN message data register 097	M_DATA097	R/W		\checkmark		Undefined
xxxxn930H	CAN message ID register L09	M_IDL09	R/W			\checkmark	Undefined
xxxxn932H	CAN message ID register H09	M_IDH09	R/W			\checkmark	Undefined
xxxxn934H	CAN message configuration register 09	M_CONF09	R/W		\checkmark		Undefined
xxxxn935H	CAN message status register 09	M_STAT09	R		\checkmark		Undefined
xxxxn936H	CAN status set/clear register 09	SC_STAT09	W			\checkmark	0000H
xxxxn944H	CAN message data length register 10	M_DLC10	R/W		\checkmark		Undefined
xxxxn945H	CAN message control register 10	M_CTRL10	R/W		\checkmark		Undefined
xxxxn946H	CAN message time stamp register 10	M_TIME10	R/W			\checkmark	Undefined
xxxxn948H	CAN message data register 100	M_DATA100	R/W		\checkmark		Undefined
xxxxn949H	CAN message data register 101	M_DATA101	R/W		\checkmark		Undefined
xxxxn94AH	CAN message data register 102	M_DATA102	R/W		\checkmark		Undefined
xxxxn94BH	CAN message data register 103	M_DATA103	R/W		\checkmark		Undefined
xxxxn94CH	CAN message data register 104	M_DATA104	R/W		\checkmark		Undefined
xxxxn94DH	CAN message data register 105	M_DATA105	R/W		\checkmark		Undefined
xxxxn94EH	CAN message data register 106	M_DATA106	R/W		\checkmark		Undefined
xxxxn94FH	CAN message data register 107	M_DATA107	R/W		\checkmark		Undefined
xxxxn950H	CAN message ID register L10	M_IDL10	R/W			\checkmark	Undefined
xxxxn952H	CAN message ID register H10	M_IDH10	R/W			\checkmark	Undefined
xxxxn954H	CAN message configuration register 10	M_CONF10	R/W		\checkmark		Undefined
xxxxn955H	CAN message status register 10	M_STAT10	R		\checkmark		Undefined
xxxxn956H	CAN status set/clear register 10	SC_STAT10	W			\checkmark	0000H
xxxxn964H	CAN message data length register 11	M_DLC11	R/W		\checkmark		Undefined
xxxxn965H	CAN message control register 11	M_CTRL11	R/W		\checkmark		Undefined
xxxxn966H	CAN message time stamp register 11	M_TIME11	R/W			\checkmark	Undefined
xxxxn968H	CAN message data register 110	M_DATA110	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn969H	CAN message data register 111	M_DATA111	R/W		\checkmark		Undefined
xxxxn96AH	CAN message data register 112	M_DATA112	R/W		\checkmark		Undefined
xxxxn96BH	CAN message data register 113	M_DATA113	R/W		\checkmark		Undefined
xxxxn96CH	CAN message data register 114	M_DATA114	R/W		\checkmark		Undefined
xxxxn96DH	CAN message data register 115	M_DATA115	R/W		\checkmark		Undefined
xxxxn96EH	CAN message data register 116	M_DATA116	R/W		\checkmark		Undefined
xxxxn96FH	CAN message data register 117	M_DATA117	R/W		\checkmark		Undefined
xxxn970H	CAN message ID register L11	M_IDL11	R/W			\checkmark	Undefined
xxxn972H	CAN message ID register H11	M_IDH11	R/W			\checkmark	Undefined
xxxn974H	CAN message configuration register 11	M_CONF11	R/W				Undefined
xxxn975H	CAN message status register 11	M_STAT11	R		\checkmark		Undefined
xxxn976H	CAN status set/clear register 11	SC_STAT11	W			\checkmark	0000H
xxxn984H	CAN message data length register 12	M_DLC12	R/W		\checkmark		Undefined
xxxn985H	CAN message control register 12	M_CTRL12	R/W				Undefined
xxxn986H	CAN message time stamp register 12	M_TIME12	R/W			\checkmark	Undefined
xxxn988H	CAN message data register 120	M_DATA120	R/W				Undefined
xxxn989H	CAN message data register 121	M_DATA121	R/W		\checkmark		Undefined
xxxn98AH	CAN message data register 122	M_DATA122	R/W		\checkmark		Undefined
xxxn98BH	CAN message data register 123	M_DATA123	R/W		\checkmark		Undefined
xxxn98CH	CAN message data register 124	M_DATA124	R/W		\checkmark		Undefined
xxxn98DH	CAN message data register 125	M_DATA125	R/W		\checkmark		Undefined
xxxn98EH	CAN message data register 126	M_DATA126	R/W		\checkmark		Undefined
xxxn98FH	CAN message data register 127	M_DATA127	R/W		\checkmark		Undefined
xxxn990H	CAN message ID register L12	M_IDL12	R/W			\checkmark	Undefined
xxxn992H	CAN message ID register H12	M_IDH12	R/W			\checkmark	Undefined
xxxn994H	CAN message configuration register 12	M_CONF12	R/W		\checkmark		Undefined
xxxn995H	CAN message status register 12	M_STAT12	R		\checkmark		Undefined
xxxn996H	CAN status set/clear register 12	SC_STAT12	W			\checkmark	0000H
xxxn9A4H	CAN message data length register 13	M_DLC13	R/W				Undefined
xxxn9A5H	CAN message control register 13	M_CTRL13	R/W		\checkmark		Undefined
xxxn9A6H	CAN message time stamp register 13	M_TIME13	R/W			\checkmark	Undefined
xxxn9A8H	CAN message data register 130	M_DATA130	R/W		\checkmark		Undefined
xxxn9A9H	CAN message data register 131	M_DATA131	R/W				Undefined
xxxn9AAH	CAN message data register 132	M_DATA132	R/W				Undefined
xxxn9ABH	CAN message data register 133	M_DATA133	R/W				Undefined
xxxn9ACH	CAN message data register 134	M_DATA134	R/W			1	Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	(7/1 Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn9ADH	CAN message data register 135	M_DATA135	R/W		\checkmark		Undefined
xxxxn9AEH	CAN message data register 136	M_DATA136	R/W				Undefined
xxxxn9AFH	CAN message data register 137	M_DATA137	R/W				Undefined
xxxxn9B0H	CAN message ID register L13	M_IDL13	R/W			\checkmark	Undefined
xxxxn9B2H	CAN message ID register H13	M_IDH13	R/W			\checkmark	Undefined
xxxxn9B4H	CAN message configuration register 13	M_CONF13	R/W		\checkmark		Undefined
xxxxn9B5H	CAN message status register 13	M_STAT13	R				Undefined
xxxxn9B6H	CAN status set/clear register 13	SC_STAT13	W			\checkmark	0000H
xxxxn9C4H	CAN message data length register 14	M_DLC14	R/W				Undefined
xxxxn9C5H	CAN message control register 14	M_CTRL14	R/W				Undefined
xxxxn9C6H	CAN message time stamp register 14	M_TIME14	R/W			\checkmark	Undefined
xxxxn9C8H	CAN message data register 140	M_DATA140	R/W				Undefined
xxxxn9C9H	CAN message data register 141	M_DATA141	R/W				Undefined
xxxxn9CAH	CAN message data register 142	M_DATA142	R/W				Undefined
xxxxn9CBH	CAN message data register 143	M_DATA143	R/W				Undefined
xxxxn9CCH	CAN message data register 144	M_DATA144	R/W				Undefined
xxxxn9CDH	CAN message data register 145	M_DATA145	R/W		\checkmark		Undefined
xxxxn9CEH	CAN message data register 146	M_DATA146	R/W				Undefined
xxxxn9CFH	CAN message data register 147	M_DATA147	R/W				Undefined
xxxxn9D0H	CAN message ID register L14	M_IDL14	R/W			\checkmark	Undefined
xxxxn9D2H	CAN message ID register H14	M_IDH14	R/W			\checkmark	Undefined
xxxxn9D4H	CAN message configuration register 14	M_CONF14	R/W				Undefined
xxxxn9D5H	CAN message status register 14	M_STAT14	R		\checkmark		Undefined
xxxxn9D6H	CAN status set/clear register 14	SC_STAT14	W			\checkmark	0000H
xxxxn9E4H	CAN message data length register 15	M_DLC15	R/W		\checkmark		Undefined
xxxxn9E5H	CAN message control register 15	M_CTRL15	R/W				Undefined
xxxxn9E6H	CAN message time stamp register 15	M_TIME15	R/W			\checkmark	Undefined
xxxxn9E8H	CAN message data register 150	M_DATA150	R/W				Undefined
xxxxn9E9H	CAN message data register 151	M_DATA151	R/W				Undefined
xxxxn9EAH	CAN message data register 152	M_DATA152	R/W				Undefined
xxxxn9EBH	CAN message data register 153	M_DATA153	R/W				Undefined
xxxxn9ECH	CAN message data register 154	M_DATA154	R/W				Undefined
xxxxn9EDH	CAN message data register 155	M_DATA155	R/W				Undefined
xxxxn9EEH	CAN message data register 156	M_DATA156	R/W				Undefined
xxxxn9EFH	CAN message data register 157	M_DATA157	R/W				Undefined
xxxxn9F0H	CAN message ID register L15	M_IDL15	R/W			\checkmark	Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxn9F2H	CAN message ID register H15	M_IDH15	R/W			\checkmark	Undefined
xxxxn9F4H	CAN message configuration register 15	M_CONF15	R/W				Undefined
xxxxn9F5H	CAN message status register 15	M_STAT15	R		\checkmark		Undefined
xxxxn9F6H	CAN status set/clear register 15	SC_STAT15	W			\checkmark	0000H
xxxxnA04H	CAN message data length register 16	M_DLC16	R/W		\checkmark		Undefined
xxxxnA05H	CAN message control register 16	M_CTRL16	R/W		\checkmark		Undefined
xxxxnA06H	CAN message time stamp register 16	M_TIME16	R/W			\checkmark	Undefined
xxxxnA08H	CAN message data register 160	M_DATA160	R/W		\checkmark		Undefined
xxxxnA09H	CAN message data register 161	M_DATA161	R/W		\checkmark		Undefined
xxxxnA0AH	CAN message data register 162	M_DATA162	R/W		\checkmark		Undefined
xxxxnA0BH	CAN message data register 163	M_DATA163	R/W		\checkmark		Undefined
xxxxnA0CH	CAN message data register 164	M_DATA164	R/W		\checkmark		Undefined
xxxxnA0DH	CAN message data register 165	M_DATA165	R/W		\checkmark		Undefined
xxxxnA0EH	CAN message data register 166	M_DATA166	R/W		\checkmark		Undefined
xxxxnA0FH	CAN message data register 167	M_DATA167	R/W		\checkmark		Undefined
xxxxnA10H	CAN message ID register L16	M_IDL16	R/W			\checkmark	Undefined
xxxxnA12H	CAN message ID register H16	M_IDH16	R/W			\checkmark	Undefined
xxxxnA14H	CAN message configuration register 16	M_CONF16	R/W		\checkmark		Undefined
xxxxnA15H	CAN message status register 16	M_STAT16	R		\checkmark		Undefined
xxxxnA16H	CAN status set/clear register 16	SC_STAT16	W			\checkmark	0000H
xxxxnA24H	CAN message data length register 17	M_DLC17	R/W		\checkmark		Undefined
xxxxnA25H	CAN message control register 17	M_CTRL17	R/W		\checkmark		Undefined
xxxxnA26H	CAN message time stamp register 17	M_TIME17	R/W			\checkmark	Undefined
xxxxnA28H	CAN message data register 170	M_DATA170	R/W		\checkmark		Undefined
xxxxnA29H	CAN message data register 171	M_DATA171	R/W		\checkmark		Undefined
xxxxnA2AH	CAN message data register 172	M_DATA172	R/W		\checkmark		Undefined
xxxxnA2BH	CAN message data register 173	M_DATA173	R/W		\checkmark		Undefined
xxxxnA2CH	CAN message data register 174	M_DATA174	R/W		\checkmark		Undefined
xxxxnA2DH	CAN message data register 175	M_DATA175	R/W		\checkmark		Undefined
xxxxnA2EH	CAN message data register 176	M_DATA176	R/W		\checkmark		Undefined
xxxxnA2FH	CAN message data register 177	M_DATA177	R/W		\checkmark		Undefined
xxxxnA30H	CAN message ID register L17	M_IDL17	R/W			\checkmark	Undefined
xxxxnA32H	CAN message ID register H17	M_IDH17	R/W			\checkmark	Undefined
xxxnA34H	CAN message configuration register 17	M_CONF17	R/W		\checkmark		Undefined
xxxnA35H	CAN message status register 17	M_STAT17	R				Undefined
xxxxnA36H	CAN status set/clear register 17	SC_STAT17	W			\checkmark	0000H

Address	Function Register Name	Symbol	R/W	Bit Units	for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnA44H	CAN message data length register 18	M_DLC18	R/W				Undefined
xxxxnA45H	CAN message control register 18	M_CTRL18	R/W				Undefined
xxxxnA46H	CAN message time stamp register 18	M_TIME18	R/W			\checkmark	Undefined
xxxxnA48H	CAN message data register 180	M_DATA180	R/W		\checkmark		Undefined
xxxxnA49H	CAN message data register 181	M_DATA181	R/W		\checkmark		Undefined
xxxxnA4AH	CAN message data register 182	M_DATA182	R/W				Undefined
xxxxnA4BH	CAN message data register 183	M_DATA183	R/W				Undefined
xxxxnA4CH	CAN message data register 184	M_DATA184	R/W		\checkmark		Undefined
xxxxnA4DH	CAN message data register 185	M_DATA185	R/W				Undefined
xxxxnA4EH	CAN message data register 186	M_DATA186	R/W				Undefined
xxxxnA4FH	CAN message data register 187	M_DATA187	R/W				Undefined
xxxxnA50H	CAN message ID register L18	M_IDL18	R/W			\checkmark	Undefined
xxxxnA52H	CAN message ID register H18	M_IDH18	R/W			\checkmark	Undefined
xxxxnA54H	CAN message configuration register 18	M_CONF18	R/W				Undefined
xxxxnA55H	CAN message status register 18	M_STAT18	R				Undefined
xxxxnA56H	CAN status set/clear register 18	SC_STAT18	W			\checkmark	0000H
xxxxnA64H	CAN message data length register 19	M_DLC19	R/W				Undefined
xxxxnA65H	CAN message control register 19	M_CTRL19	R/W				Undefined
xxxxnA66H	CAN message time stamp register 19	M_TIME19	R/W			\checkmark	Undefined
xxxxnA68H	CAN message data register 190	M_DATA190	R/W				Undefined
xxxxnA69H	CAN message data register 191	M_DATA191	R/W				Undefined
xxxxnA6AH	CAN message data register 192	M_DATA192	R/W				Undefined
xxxxnA6BH	CAN message data register 193	M_DATA193	R/W				Undefined
xxxxnA6CH	CAN message data register 194	M_DATA194	R/W				Undefined
xxxxnA6DH	CAN message data register 195	M_DATA195	R/W				Undefined
xxxxnA6EH	CAN message data register 196	M_DATA196	R/W				Undefined
xxxxnA6FH	CAN message data register 197	M_DATA197	R/W				Undefined
xxxxnA70H	CAN message ID register L19	M_IDL19	R/W			\checkmark	Undefined
xxxxnA72H	CAN message ID register H19	M_IDH19	R/W			\checkmark	Undefined
xxxxnA74H	CAN message configuration register 19	M_CONF19	R/W				Undefined
xxxxnA75H	CAN message status register 19	M_STAT19	R				Undefined
xxxxnA76H	CAN status set/clear register 19	SC_STAT19	W			\checkmark	0000H
xxxxnA84H	CAN message data length register 20	M_DLC20	R/W				Undefined
xxxxnA85H	CAN message control register 20	M_CTRL20	R/W				Undefined
xxxxnA86H	CAN message time stamp register 20	M_TIME20	R/W			\checkmark	Undefined
xxxxnA88H	CAN message data register 200	M_DATA200	R/W			İ	Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnA89H	CAN message data register 201	M_DATA201	R/W				Undefined
xxxxnA8AH	CAN message data register 202	M_DATA202	R/W				Undefined
xxxxnA8BH	CAN message data register 203	M_DATA203	R/W				Undefined
xxxxnA8CH	CAN message data register 204	M_DATA204	R/W				Undefined
xxxxnA8DH	CAN message data register 205	M_DATA205	R/W				Undefined
xxxxnA8EH	CAN message data register 206	M_DATA206	R/W				Undefined
xxxxnA8FH	CAN message data register 207	M_DATA207	R/W		\checkmark		Undefined
xxxxnA90H	CAN message ID register L20	M_IDL20	R/W			\checkmark	Undefined
xxxxnA92H	CAN message ID register H20	M_IDH20	R/W			\checkmark	Undefined
xxxxnA94H	CAN message configuration register 20	M_CONF20	R/W		\checkmark		Undefined
xxxxnA95H	CAN message status register 20	M_STAT20	R				Undefined
xxxxnA96H	CAN status set/clear register 20	SC_STAT20	W			\checkmark	0000H
xxxxnAA4H	CAN message data length register 21	M_DLC21	R/W		\checkmark		Undefined
xxxxnAA5H	CAN message control register 21	M_CTRL21	R/W				Undefined
xxxxnAA6H	CAN message time stamp register 21	M_TIME21	R/W			\checkmark	Undefined
xxxxnAA8H	CAN message data register 210	M_DATA210	R/W				Undefined
xxxxnAA9H	CAN message data register 211	M_DATA211	R/W		\checkmark		Undefined
xxxxnAAAH	CAN message data register 212	M_DATA212	R/W		\checkmark		Undefined
xxxxnAABH	CAN message data register 213	M_DATA213	R/W		\checkmark		Undefined
xxxxnAACH	CAN message data register 214	M_DATA214	R/W		\checkmark		Undefined
xxxxnAADH	CAN message data register 215	M_DATA215	R/W		\checkmark		Undefined
xxxxnAAEH	CAN message data register 216	M_DATA216	R/W		\checkmark		Undefined
xxxxnAAFH	CAN message data register 217	M_DATA217	R/W		\checkmark		Undefined
xxxxnAB0H	CAN message ID register L21	M_IDL21	R/W			\checkmark	Undefined
xxxxnAB2H	CAN message ID register H21	M_IDH21	R/W			\checkmark	Undefined
xxxxnAB4H	CAN message configuration register 21	M_CONF21	R/W		\checkmark		Undefined
xxxxnAB5H	CAN message status register 21	M_STAT21	R				Undefined
xxxxnAB6H	CAN status set/clear register 21	SC_STAT21	W			\checkmark	0000H
xxxxnAC4H	CAN message data length register 22	M_DLC22	R/W				Undefined
xxxxnAC5H	CAN message control register 22	M_CTRL22	R/W				Undefined
xxxxnAC6H	CAN message time stamp register 22	M_TIME22	R/W			\checkmark	Undefined
xxxxnAC8H	CAN message data register 220	M_DATA220	R/W				Undefined
xxxxnAC9H	CAN message data register 221	M_DATA221	R/W				Undefined
xxxxnACAH	CAN message data register 222	M_DATA222	R/W				Undefined
xxxxnACBH	CAN message data register 223	M_DATA223	R/W				Undefined
xxxxnACCH	CAN message data register 224	M_DATA224	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnACDH	CAN message data register 225	M_DATA225	R/W		\checkmark		Undefined
xxxxnACEH	CAN message data register 226	M_DATA226	R/W		\checkmark		Undefined
xxxxnACFH	CAN message data register 227	M_DATA227	R/W		\checkmark		Undefined
xxxxnAD0H	CAN message ID register L22	M_IDL22	R/W			\checkmark	Undefined
xxxxnAD2H	CAN message ID register H22	M_IDH22	R/W			\checkmark	Undefined
xxxxnAD4H	CAN message configuration register 22	M_CONF22	R/W		\checkmark		Undefined
xxxxnAD5H	CAN message status register 22	M_STAT22	R		\checkmark		Undefined
xxxxnAD6H	CAN status set/clear register 22	SC_STAT22	W			\checkmark	0000H
xxxxnAE4H	CAN message data length register 23	M_DLC23	R/W		\checkmark		Undefined
xxxxnAE5H	CAN message control register 23	M_CTRL23	R/W				Undefined
xxxxnAE6H	CAN message time stamp register 23	M_TIME23	R/W			\checkmark	Undefined
xxxxnAE8H	CAN message data register 230	M_DATA230	R/W		\checkmark		Undefined
xxxxnAE9H	CAN message data register 231	M_DATA231	R/W				Undefined
xxxxnAEAH	CAN message data register 232	M_DATA232	R/W		\checkmark		Undefined
xxxxnAEBH	CAN message data register 233	M_DATA233	R/W		\checkmark		Undefined
xxxxnAECH	CAN message data register 234	M_DATA234	R/W				Undefined
xxxxnAEDH	CAN message data register 235	M_DATA235	R/W		\checkmark		Undefined
xxxxnAEEH	CAN message data register 236	M_DATA236	R/W				Undefined
xxxxnAEFH	CAN message data register 237	M_DATA237	R/W		\checkmark		Undefined
xxxxnAF0H	CAN message ID register L23	M_IDL23	R/W			\checkmark	Undefined
xxxxnAF2H	CAN message ID register H23	M_IDH23	R/W			\checkmark	Undefined
xxxxnAF4H	CAN message configuration register 23	M_CONF23	R/W				Undefined
xxxxnAF5H	CAN message status register 23	M_STAT23	R				Undefined
xxxxnAF6H	CAN status set/clear register 23	SC_STAT23	W			\checkmark	0000H
xxxxnB04H	CAN message data length register 24	M_DLC24	R/W				Undefined
xxxxnB05H	CAN message control register 24	M_CTRL24	R/W				Undefined
xxxxnB06H	CAN message time stamp register 24	M_TIME24	R/W			\checkmark	Undefined
xxxxnB08H	CAN message data register 240	M_DATA240	R/W				Undefined
xxxxnB09H	CAN message data register 241	M_DATA241	R/W				Undefined
xxxxnB0AH	CAN message data register 242	M_DATA242	R/W				Undefined
xxxxnB0BH	CAN message data register 243	M_DATA243	R/W				Undefined
xxxxnB0CH	CAN message data register 244	M_DATA244	R/W				Undefined
xxxxnB0DH	CAN message data register 245	M_DATA245	R/W				Undefined
xxxxnB0EH	CAN message data register 246	M_DATA246	R/W				Undefined
xxxxnB0FH	CAN message data register 247	M_DATA247	R/W				Undefined
xxxxnB10H	CAN message ID register L24	M_IDL24	R/W			\checkmark	Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnB12H	CAN message ID register H24	M_IDH24	R/W			\checkmark	Undefined
xxxxnB14H	CAN message configuration register 24	M_CONF24	R/W				Undefined
xxxxnB15H	CAN message status register 24	M_STAT24	R		\checkmark		Undefined
xxxxnB16H	CAN status set/clear register 24	SC_STAT24	W			\checkmark	0000H
xxxxnB24H	CAN message data length register 25	M_DLC25	R/W		\checkmark		Undefined
xxxxnB25H	CAN message control register 25	M_CTRL25	R/W		\checkmark		Undefined
xxxxnB26H	CAN message time stamp register 25	M_TIME25	R/W			\checkmark	Undefined
xxxxnB28H	CAN message data register 250	M_DATA250	R/W		\checkmark		Undefined
xxxxnB29H	CAN message data register 251	M_DATA251	R/W		\checkmark		Undefined
xxxxnB2AH	CAN message data register 252	M_DATA252	R/W				Undefined
xxxxnB2BH	CAN message data register 253	M_DATA253	R/W		\checkmark		Undefined
xxxxnB2CH	CAN message data register 254	M_DATA254	R/W		\checkmark		Undefined
xxxxnB2DH	CAN message data register 255	M_DATA255	R/W		\checkmark		Undefined
xxxxnB2EH	CAN message data register 256	M_DATA256	R/W				Undefined
xxxxnB2FH	CAN message data register 257	M_DATA257	R/W				Undefined
xxxxnB30H	CAN message ID register L25	M_IDL25	R/W			\checkmark	Undefined
xxxxnB32H	CAN message ID register H25	M_IDH25	R/W			\checkmark	Undefined
xxxxnB34H	CAN message configuration register 25	M_CONF25	R/W				Undefined
xxxxnB35H	CAN message status register 25	M_STAT25	R				Undefined
xxxxnB36H	CAN status set/clear register 25	SC_STAT25	W			\checkmark	0000H
xxxxnB44H	CAN message data length register 26	M_DLC26	R/W				Undefined
xxxxnB45H	CAN message control register 26	M_CTRL26	R/W		\checkmark		Undefined
xxxxnB46H	CAN message time stamp register 26	M_TIME26	R/W			\checkmark	Undefined
xxxxnB48H	CAN message data register 260	M_DATA260	R/W		\checkmark		Undefined
xxxxnB49H	CAN message data register 261	M_DATA261	R/W		\checkmark		Undefined
xxxxnB4AH	CAN message data register 262	M_DATA262	R/W		\checkmark		Undefined
xxxxnB4BH	CAN message data register 263	M_DATA263	R/W		\checkmark		Undefined
xxxxnB4CH	CAN message data register 264	M_DATA264	R/W		\checkmark		Undefined
xxxxnB4DH	CAN message data register 265	M_DATA265	R/W				Undefined
xxxxnB4EH	CAN message data register 266	M_DATA266	R/W		\checkmark		Undefined
xxxxnB4FH	CAN message data register 267	M_DATA267	R/W				Undefined
xxxxnB50H	CAN message ID register L26	M_IDL26	R/W			\checkmark	Undefined
xxxxnB52H	CAN message ID register H26	M_IDH26	R/W			\checkmark	Undefined
xxxxnB54H	CAN message configuration register 26	M_CONF26	R/W				Undefined
xxxxnB55H	CAN message status register 26	M_STAT26	R				Undefined
xxxxnB56H	CAN status set/clear register 26	SC_STAT26	W		İ		0000H

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnB64H	CAN message data length register 27	M_DLC27	R/W				Undefined
xxxxnB65H	CAN message control register 27	M_CTRL27	R/W		\checkmark		Undefined
xxxxnB66H	CAN message time stamp register 27	M_TIME27	R/W			\checkmark	Undefined
xxxxnB68H	CAN message data register 270	M_DATA270	R/W		\checkmark		Undefined
xxxxnB69H	CAN message data register 271	M_DATA271	R/W		\checkmark		Undefined
xxxxnB6AH	CAN message data register 272	M_DATA272	R/W		\checkmark		Undefined
xxxxnB6BH	CAN message data register 273	M_DATA273	R/W		\checkmark		Undefined
xxxxnB6CH	CAN message data register 274	M_DATA274	R/W		\checkmark		Undefined
xxxxnB6DH	CAN message data register 275	M_DATA275	R/W		\checkmark		Undefined
xxxxnB6EH	CAN message data register 276	M_DATA276	R/W		\checkmark		Undefined
xxxxnB6FH	CAN message data register 277	M_DATA277	R/W		\checkmark		Undefined
xxxxnB70H	CAN message ID register L27	M_IDL27	R/W			\checkmark	Undefined
xxxxnB72H	CAN message ID register H27	M_IDH27	R/W			\checkmark	Undefined
xxxxnB74H	CAN message configuration register 27	M_CONF27	R/W				Undefined
xxxxnB75H	CAN message status register 27	M_STAT27	R		\checkmark		Undefined
xxxxnB76H	CAN status set/clear register 27	SC_STAT27	W			\checkmark	0000H
xxxxnB84H	CAN message data length register 28	M_DLC28	R/W		\checkmark		Undefined
xxxxnB85H	CAN message control register 28	M_CTRL28	R/W				Undefined
xxxxnB86H	CAN message time stamp register 28	M_TIME28	R/W			\checkmark	Undefined
xxxxnB88H	CAN message data register 280	M_DATA280	R/W				Undefined
xxxxnB89H	CAN message data register 281	M_DATA281	R/W				Undefined
xxxxnB8AH	CAN message data register 282	M_DATA282	R/W				Undefined
xxxxnB8BH	CAN message data register 283	M_DATA283	R/W				Undefined
xxxxnB8CH	CAN message data register 284	M_DATA284	R/W				Undefined
xxxxnB8DH	CAN message data register 285	M_DATA285	R/W		\checkmark		Undefined
xxxxnB8EH	CAN message data register 286	M_DATA286	R/W				Undefined
xxxxnB8FH	CAN message data register 287	M_DATA287	R/W				Undefined
xxxxnB90H	CAN message ID register L28	M_IDL28	R/W			\checkmark	Undefined
xxxxnB92H	CAN message ID register H28	M_IDH28	R/W			\checkmark	Undefined
xxxxnB94H	CAN message configuration register 28	M_CONF28	R/W		\checkmark		Undefined
xxxxnB95H	CAN message status register 28	M_STAT28	R		\checkmark		Undefined
xxxxnB96H	CAN status set/clear register 28	SC_STAT28	W			\checkmark	0000H
xxxxnBA4H	CAN message data length register 29	M_DLC29	R/W		\checkmark		Undefined
xxxxnBA5H	CAN message control register 29	M_CTRL29	R/W				Undefined
xxxxnBA6H	CAN message time stamp register 29	M_TIME29	R/W			\checkmark	Undefined
xxxxnBA8H	CAN message data register 290	M_DATA290	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	(14/1) Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnBA9H	CAN message data register 291	M_DATA291	R/W				Undefined
xxxxnBAAH	CAN message data register 292	M_DATA292	R/W		\checkmark		Undefined
xxxxnBABH	CAN message data register 293	M_DATA293	R/W		\checkmark		Undefined
xxxxnBACH	CAN message data register 294	M_DATA294	R/W		\checkmark		Undefined
xxxxnBADH	CAN message data register 295	M_DATA295	R/W		\checkmark		Undefined
xxxxnBAEH	CAN message data register 296	M_DATA296	R/W		\checkmark		Undefined
xxxxnBAFH	CAN message data register 297	M_DATA297	R/W		\checkmark		Undefined
xxxxnBB0H	CAN message ID register L29	M_IDL29	R/W			\checkmark	Undefined
xxxnBB2H	CAN message ID register H29	M_IDH29	R/W			\checkmark	Undefined
xxxxnBB4H	CAN message configuration register 29	M_CONF29	R/W		\checkmark		Undefined
xxxxnBB5H	CAN message status register 29	M_STAT29	R		\checkmark		Undefined
xxxxnBB6H	CAN status set/clear register 29	SC_STAT29	W			\checkmark	0000H
xxxxnBC4H	CAN message data length register 30	M_DLC30	R/W		\checkmark		Undefined
xxxxnBC5H	CAN message control register 30	M_CTRL30	R/W		\checkmark		Undefined
xxxxnBC6H	CAN message time stamp register 30	M_TIME30	R/W			\checkmark	Undefined
xxxxnBC8H	CAN message data register 300	M_DATA300	R/W		\checkmark		Undefined
xxxxnBC9H	CAN message data register 301	M_DATA301	R/W		\checkmark		Undefined
xxxxnBCAH	CAN message data register 302	M_DATA302	R/W		\checkmark		Undefined
xxxxnBCBH	CAN message data register 303	M_DATA303	R/W		\checkmark		Undefined
xxxxnBCCH	CAN message data register 304	M_DATA304	R/W		\checkmark		Undefined
xxxxnBCDH	CAN message data register 305	M_DATA305	R/W		\checkmark		Undefined
xxxxnBCEH	CAN message data register 306	M_DATA306	R/W		\checkmark		Undefined
xxxxnBCFH	CAN message data register 307	M_DATA307	R/W		\checkmark		Undefined
xxxxnBD0H	CAN message ID register L30	M_IDL30	R/W			\checkmark	Undefined
xxxxnBD2H	CAN message ID register H30	M_IDH30	R/W			\checkmark	Undefined
xxxxnBD4H	CAN message configuration register 30	M_CONF30	R/W		\checkmark		Undefined
xxxxnBD5H	CAN message status register 30	M_STAT30	R		\checkmark		Undefined
xxxxnBD6H	CAN status set/clear register 30	SC_STAT30	W			\checkmark	0000H
xxxxnBE4H	CAN message data length register 31	M_DLC31	R/W		\checkmark		Undefined
xxxnBE5H	CAN message control register 31	M_CTRL31	R/W				Undefined
xxxxnBE6H	CAN message time stamp register 31	M_TIME31	R/W			\checkmark	Undefined
xxxxnBE8H	CAN message data register 310	M_DATA310	R/W				Undefined
xxxxnBE9H	CAN message data register 311	M_DATA311	R/W				Undefined
kxxxnBEAH	CAN message data register 312	M_DATA312	R/W				Undefined
xxxxnBEBH	CAN message data register 313	M_DATA313	R/W				Undefined
xxxnBECH	CAN message data register 314	M_DATA314	R/W				Undefined

Address	Function Register Name	Symbol	R/W	Bit Units	s for Man	ipulation	Initial Value
				1 Bit	8 Bits	16 Bits	
xxxxnBEDH	CAN message data register 315	M_DATA315	R/W		\checkmark		Undefined
xxxxnBEEH	CAN message data register 316	M_DATA316	R/W		\checkmark		Undefined
xxxxnBEFH	CAN message data register 317	M_DATA317	R/W		\checkmark		Undefined
xxxxnBF0H	CAN message ID register L31	M_IDL31	R/W			\checkmark	Undefined
xxxxnBF2H	CAN message ID register H31	M_IDH31	R/W			\checkmark	Undefined
xxxxnBF4H	CAN message configuration register 31	M_CONF31	R/W		\checkmark		Undefined
xxxxnBF5H	CAN message status register 31	M_STAT31	R		\checkmark		Undefined
xxxxnBF6H	CAN status set/clear register 31	SC_STAT31	W			\checkmark	0000H
xxxxnC00H	CAN interrupt pending register	CCINTP	R			\checkmark	0000H
xxxxnC02H	CAN global interrupt pending register	CGINTP	R/W			\checkmark	0000H
xxxxnC04H	CAN1 interrupt pending register	C1INTP	R/W			\checkmark	0000H
xxxxnC0CH	CAN stop register	CSTOP	R/W			\checkmark	0000H
xxxxnC10H	CAN global status register	CGST	R/W			\checkmark	0100H
xxxxnC12H	CAN global interrupt enable register	CGIE	R/W			\checkmark	0A00H
xxxxnC14H	CAN main clock selection register	CGCS	R/W			\checkmark	7F05H
xxxxnC18H	CAN time stamp count register	CGTSC	R			\checkmark	0000H
xxxxnC1AH	CAN message search start register	CGMSS	W			\checkmark	0000H
	CAN message search result register	CGMSR	R			\checkmark	0000H
xxxxnC40H	CAN1 address mask 0 register L	C1MASKL0	R/W			\checkmark	Undefined
xxxxnC42H	CAN1 address mask 0 register H	C1MASKH0	R/W			\checkmark	Undefined
xxxxnC44H	CAN1 address mask 1 register L	C1MASKL1	R/W			\checkmark	Undefined
xxxxnC46H	CAN1 address mask 1 register H	C1MASKH1	R/W			\checkmark	Undefined
xxxxnC48H	CAN1 address mask 2 register L	C1MASKL2	R/W			\checkmark	Undefined
xxxxnC4AH	CAN1 address mask 2 register H	C1MASKH2	R/W			\checkmark	Undefined
xxxxnC4CH	CAN1 address mask 3 register L	C1MASKL3	R/W			\checkmark	Undefined
xxxxnC4EH	CAN1 address mask 3 register H	C1MASKH3	R/W			\checkmark	Undefined
xxxxnC50H	CAN1 control register	C1CTRL	R/W			\checkmark	0101H
xxxxnC52H	CAN1 definition register	C1DEF	R/W			\checkmark	0000H
xxxxnC54H	CAN1 information register	C1LAST	R			\checkmark	00FFH
xxxxnC56H	CAN1 error count register	C1ERC	R			\checkmark	0000H
xxxxnC58H	CAN1 interrupt enable register	C1IE	R/W			\checkmark	0900H
xxxxnC5AH	CAN1 bus active register	C1BA	R			\checkmark	00FFH
xxxxnC5CH	CAN1 bit rate prescaler register	C1BRP	R/W			\checkmark	0000H
	CAN1 bus diagnostic information register	C1DINF	R			\checkmark	0000H
xxxxnC5EH	CAN1 synchronization control register	C1SYNC	R/W			\checkmark	0218H

*

3.4.10 Specific registers

Specific registers are registers that are protected from being written with illegal data due to inadvertent program loop (runaway), etc. The V850E/IA1 has three specific registers, the power save control register (PSC) (refer to **8.5.2** (13) Power save control register (PSC)), clock control register (CKC) (refer to **8.3.4 Clock control register (CKC)**), and flash programming mode control register (FLPMC) (refer to **16.7.12 Flash programming mode control register (FLPMC)**).

3.4.11 System wait control register (VSWC)

Set the value shown below to this register.

This register can be read/written in 8-bit units (address: FFFF06EH, initial value: 77H).

Remark If the timing of changing the flag or count value conflicts with the timing of accessing a register when a register including a status flag that indicates the status of an on-chip peripheral function (such as ASIF0) or a register indicating the count value of a timer (such as TM0n) is accessed, a register access retry operation is performed. As a result, a longer time may be required to access the on-chip peripheral I/O register.

Register Name	Set Value ^{Note}
System wait control register (VSWC)	12H
Timer 1/timer 2 clock selection register (PRM02)	00H or 01H

Note Set VSWC = 15H and PRM02 = 00H only when the TESnE1 and TESnE0 bits = 11B and the CSEn2 to CSEn0 bits = 000B in timer 2 count clock/control edge selection register 0 (CSE0).

3.4.12 Cautions

*

When using the V850E/IA1, the following registers must be set from the beginning.

- System wait control register (VSWC) (See 3.4.11 System wait control register (VSWC))
- Clock control register (CKC) (See 8.3.4 Clock control register (CKC))

After setting VSWC and CKC, set other registers as required.

CHAPTER 4 BUS CONTROL FUNCTION

The V850E/IA1 is provided with an external bus interface function by which external I/O and memories, such as ROM and RAM, can be connected.

4.1 Features

- 16-bit/8-bit data bus sizing function
- 8-space chip select function
- Wait function
 - Programmable wait function, through which up to 7 wait states can be inserted for each memory block
 - External wait function via WAIT pin
- Idle state insertion function
- Bus hold function
- External device connection enabled via bus control/port alternate function pins

4.2 Bus Control Pins

The following pins are used for connection to external devices.

Bus Control Pin (Function When in Control Mode)	Function When in Port Mode	Register for Port/Control Mode Switching
Address/data bus (AD0 to AD15)	PDL0 to PDL15 (Port DL)	PMCDL
Address bus (A16 to A23)	PDH0 to PDH7 (Port DH)	PMCDH
Chip select ($\overline{CS0}$ to $\overline{CS7}$)	PCS0 to PCS7 (Port CS)	PMCCS
Read/write control (UWR/UWR, RD, ASTB)	PCT0, PCT1, PCT4, PCT6 (Port CT)	PMCCT
External wait control (WAIT)	PCM0 (Port CM)	PMCCM
Internal system clock (CLKOUT)	PCM1 (Port CM)	
Bus hold control (HLDRQ, HLDAK)	PCM2, PCM3 (Port CM)	

Remark In the case of single-chip mode 1 and ROMless modes 0 and 1, when the system is reset, each bus control pin becomes unconditionally valid.

4.2.1 Pin status during internal ROM, internal RAM, and on-chip peripheral I/O access


When the internal ROM and RAM are accessed, both the address bus and address/data bus become undefined. The external bus control signal becomes inactive.

When on-chip peripheral I/O are accessed, both the address bus and address/data bus output the addresses of the on-chip peripheral I/O currently being accessed. No data is output. The external bus control signal becomes inactive.

4.3 Memory Block Function

The 256 MB memory space is divided into memory blocks of 2 MB and 64 MB units. The programmable wait function and bus cycle operation mode can be independently controlled for each block.

The area that can be used as program area is the 64 MB space of addresses 0000000H to 3FFFFFFH.



4.3.1 Chip select control function

Of the 256 MB memory area, the lower 8 MB (0000000H to 07FFFFH) and the higher 8 MB (F800000H to FFFFFFH) can be divided into 2 MB memory blocks by chip area selection control registers 0 and 1 (CSC0, CSC1) to control the chip select signal.

The memory area can be effectively used by dividing it into memory blocks using the chip select control function. The priority order is described below.

(1) Chip area selection control registers 0, 1 (CSC0, CSC1)

These registers can be read/written in 16-bit units and become valid by setting each bit to 1. If different chip select signal outputs are set to the same block, the priority order is controlled as follows.

 $CSC0: \overline{CS0} > \overline{CS2} > \overline{CS1}$ $CSC1: \overline{CS7} > \overline{CS5} > \overline{CS6}$

If both the CS0m and CS2m bits of the CSC0 register are set to 0, $\overline{CS1}$ is output to the corresponding block (m = 0 to 3).

Similarly, if both the CS5m and CS7m bits of the CSC1 register are set to 0, $\overline{CS6}$ is output to the corresponding block (m = 0 to 3).

Caution Write to the CSC0 and CSC1 registers after reset, and then do not change the set values.

		3 12 531 CS3		10 23 CS22	9 CS21	8 CS20	7 CS13	6 CS12	5 CS11	4 CS10	3 CS03	2 CS02	1 CS01	0 CS00	Address FFFFF060H	Initial value 2C11H	
		3 12 641 CS4		10 53 CS52	9 CS51	8 CS50	7 CS63	6 CS62	5 CS61	4 CS60	3 CS73	2 CS72	1 CS71	0 CS70	Address FFFFF062H	Initial value 2C11H	
Bit position	В	it name	;								Fu	unctio	n				
15 to 0		= 0 to 7		Chip s	select	enat	oled b	y sett	ting (CSnm	ı bit to	o 1.					
	(m	= 0 to 3	3)		CS	nm							CS	operati	on		
				CS	CS00 CS0 output during block 0 access												
				CS)1			CS	i0 ou	tput o	luring	bloc	k1a	ccess			
				CS)2			CS0 output during block 2 access									
				CS)3			CS0 output during block 3 access									
				CS	10 to (CS13		No	te 1								
					20			CS	2 ou	tput o	luring	l ploc	k0a	ccess			
				CS2	21			CS2 output during block 1 access CS2 output during block 2 access CS2 output during block 3 access									
				CS2	22												
				CS2	23												
				CS	30 to (CS33		No	Note 2								
				CS4	10 to (CS43		No	te 3								
				CS	50			CS	5 ou	tput o	luring	bloc	k7a	ccess			
				CS	51			CS	5 ou	tput o	luring	bloc	k 6 a	ccess			
				CS	52			CS	5 ou	tput o	luring	bloc	k 5 a	ccess			
				CS	53			CS	5 ou	tput o	luring	bloc	k 4 a	ccess			
				CS	60 to (CS63		No	te 4								
								CS7 output during block 7 access									
		CS	71			CS7 output during block 6 access											
				CS	72			CS	7 ou	tput o	luring	bloc	k 5 a	ccess]	
				CS	73			CS	7 ou	tput o	luring	bloc	k 4 a	ccess			

Notes 1. If both the CS0m and CS2m bits have been set to 0, if area 0 is accessed, $\overline{CS1}$ will be output regardless of the setting of the CS1m bit.

- **2.** When area 1 is accessed, $\overline{CS3}$ will be output regardless of the setting of the CS3m bit.
- 3. When area 2 is accessed, $\overline{CS4}$ will be output regardless of the setting of the CS4m bit.
- **4.** If both the CS5m and CS7m bits have been set to 0, if area 3 is accessed, CS6 will be output regardless of the setting of the CS6m bit.

The following diagram shows the \overline{CS} signal, which is enabled for area 0 when the CSC0 register is set to 0703H.

When the CSC0 register is set to 0703H, $\overline{CS0}$ and $\overline{CS2}$ are output to block 0 and block 1, but since $\overline{CS0}$ has priority over $\overline{CS2}$, $\overline{CS0}$ is output if the addresses of block 0 and block 1 are accessed.

If the address of block 3 is accessed, both the CS03 and CS23 bits of the CSC0 register are 0, and $\overline{CS1}$ is output.




Figure 4-1. Example When CSC0 Register Is Set to 0703H

4.4 Bus Cycle Type Control Function

In the V850E/IA1, the following external devices can be connected directly to each memory block.

• SRAM, external ROM, external I/O

Connected external devices are specified by bus cycle type configuration registers 0, 1 (BCT0, BCT1).

(1) Bus cycle type configuration registers 0, 1 (BCT0, BCT1)

These registers can be read/written in 16-bit units.

Caution Write to the BCT0 and BCT1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BCT0 and BCT1 registers is complete. However, it is possible to access external memory areas whose initial settings are complete.

	всто	15 ME3	14 1	13 0	12 0	11 ME2	10 1	9 0	8	7 ME1	6 1	5 0	4	3 ME0	2	1	0	Address FFFFF480H	nitial value CCCCH												
CS	_ n signal	CS3		CS2			CS2			CS2			CS2			CS2				<u> </u>		CS1		<u> </u>	1]			1111 40011	000011
		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0														
	BCT1	ME7	1	0	0	ME6	1	0	0	ME5	1	0	0	ME4	1	0	0	Address FFFFF482H	nitial value CCCCH												
	_ n signal													CS4	J																
	0																														
Bit position Bit name											Fu	unctio	n																		
	15, 11, 7, 3 MEn (BCT0), (n = 0 to 7)						Set	Sets memory controller operation enable for each chip select ^{Note} .																							
		1, 7, 3 CT1)						MEn Memory controller operation enable																							
	(DC	511)						0		Opera	ation	disat	oled																		
								1		Opera	ation	enab	led																		
	Note	Set th	ne E	BCT1	.ME	6 and	d BC	CT1.	ME5	bits	to 1	1B	(ope	ratior	n en	able)	whe	en an external mem	ory is												
	(conne	cteo	d to tl	he C	S5 ai	rea o	or CS	6 ar	ea.																					
						gister						•						external memory an													
1										D	200				~	-															
		is use the ex		•								Ũ			Oxxx	ххВ	wner	n only CS6 is connec	ted to												

*

4.5 Bus Access

4.5.1 Number of access clocks

The number of basic clocks required to access each resource is shown below.

Bus Cycle Status	Instruction Fetch	Operand Data Access			
Resource (Bus Width)					
Internal ROM (32 bits)	1 ^{Note 1}	5			
Internal RAM (32 bits)	1 ^{Note 2}	1			
On-chip peripheral I/O (16 bits)	_	5 ^{Note 3}			
Programmable peripheral I/O	_	5 ^{Note 3}			
External memory (16 bits)	3 ^{Note 3}	3 ^{Note 3}			

Notes 1. This value is 2 in the case of instruction branch

- 2. This value is 2 if there is contention with data access.
- 3. MIN. value

Remark Unit: Clock/access

4.5.2 Bus sizing function

The bus sizing function controls the data bus width for each CS space. The data bus width is specified by using the bus size configuration register (BSC).

(1) Bus size configuration register (BSC)

This register can be read/written in 16-bit units.

- Cautions 1. Write to the BSC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the BSC register is complete. However, it is possible to access external memory areas whose initial settings are complete.
 - 2. When the data bus width is specified as 8 bits, only the signals shown below become active.

LWR: When accessing SRAM, external ROM, or external I/O (write cycle)

D 00	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value ^{Note}	
BSC 0 BS70 0 BS60 0 BS50 0 BS40 0 BS30 0 BS20 0 BS10 0 BS00 FFFF066H O000H/5555H CSn signal CS7 CS6 CS5 CS4 CS3 CS2 CS1 CS0 FFFF066H 0000H/5555H Note When in single-chip mode 0, 1: 5555H S555H S5555H S555H S555F																			
Bit p	ositic	Wł	nen i	-	Mle	ss mo		-		000H				Functio	on				
14, 12, 10, 8, BS 6, 4, 2, 0 (n				0 0 to 7	")	Se	Sets the data bus width of CSn space.												
							BSn0 Data bus width of CSn space 0 8 bits 1 16 bits												
						1													

4.5.3 Word data processing format


The word data in memory can be processed using the little endian method for CS space selected with a chip select signal ($\overline{CS0}$ to $\overline{CS7}$).

4.5.4 Bus width


The V850E/IA1 accesses on-chip peripheral I/O and external memory in 8-bit, 16-bit, or 32-bit units. The following shows the operation for each type of access. Access all data in order starting from the lower side.

(1) Byte access (8 bits)

(a) When the data bus width is 16 bits (little endian)




(b) When the data bus width is 8 bits (little endian)




(2) Halfword access (16 bits)


(a) When the data bus width is 16 bits (little endian)




(b) When the data bus width is 8 bits (little endian)





(3) Word access (32 bits)




(a) When the data bus width is 16 bits (little endian) (1/2)







(b) When the data bus width is 8 bits (little endian) (1/2)



(b) When the data bus width is 8 bits (little endian) (2/2)

4.6 Wait Function

4.6.1 Programmable wait function

(1) Data wait control registers 0, 1 (DWC0, DWC1)

To facilitate interfacing with low-speed memory or with I/Os, it is possible to insert up to 7 data wait states in the starting bus cycle for each CS space.

The number of wait states can be specified by program using data wait control registers 0 and 1 (DWC0, DWC1). Just after system reset, all blocks have 3 data wait states inserted.

These registers can be read/written in 16-bit units.

- Cautions 1. The internal ROM area and internal RAM area are not subject to programmable waits and ordinarily no wait access is carried out. The on-chip peripheral I/O area is also not subject to programmable wait states, with wait control performed by each peripheral function only.
 - 2. Write to the DWC0 and DWC1 registers after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting of the DWC0 and DWC1 registers is complete. However, it is possible to access external memory areas whose initial settings are complete.

	WC0	15 0	14 DW32	13 DW31 <u>CS3</u>	12 DW30	11 0	10 DW22	9 DW21 <u>CS2</u>		7 0	6 DW12	5 DW11 <u>CS1</u>	4 DW10	3 0	2 DW0	02 D	1 W01	O DW00		dress F484⊦	ł		al valu 333H
	WC1	<u>15</u> 0	14 DW72	13 DW71 CS7	12 DW70	<u>11</u> 0	10 DW62	9 DW61 CS6		7	6 DW52	5 DW51 CS5	4 DW50	3	2 DW4	2 D	1 W41	0 DW40		dress F486⊦	ł		al valu 333H
1	Bit posit	tion	В	it nan	ne									Fun	ction	1							
	Bit pool																						
	14 to 1 10 to 3	l2, 8,	DV	Vn2 to Vn0	0	Spe	cifies	the r	numbe	er of	wait s	states	inser	ted i	n the	e C	Sn s	space					
	14 to 1	12, 8, 1,	DV	Vn2 t	0	_	ecifies DWn2		numbe DWr			states Vn0						-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_					D١		inser	Nun		of		-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_	DWn2		DWr		D١	Vn0	inser	Nun	nber	of		-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_	DWn2 0		DWr 0		D\	Vn0 0	inser	Nun	nber	of		-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_	DWn2 0 0		DWr 0 0		D\	Vn0 0 1	inser	Nun	nber	of		-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_	DWn2 0 0 0		DWr 0 0			Vn0 0 1 0	inser No 1 2	Nun	nber	of		-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_	DWn2 0 0 0		DWr 0 0 1			Vn0 0 1 0 1	Nc 1 2 3	Nun	nber	of		-	serte	d in CS	Sn spa	ace	
	14 to 1 10 to 3 6 to 4	12, 8, 1,	DV	Vn2 to Vn0	0	_	DWn2 0 0 0 0 1		DWr 0 0 1 1 0			Vn0 0 1 0 1 0	inser No 1 2 3 4	Nun	nber	of		-	serte	d in CS	Sn spa		

(2) Address wait control register (AWC)

In the V850E/IA1, address setup wait and address hold wait states can be inserted before and after the T1 cycle, respectively.

These wait states can be set for each CS space via the AWC register.

This register can be read/written in 16-bit units.

Caution Write to the AWC register after reset, and then do not change the set values.

	ASW7 AHW6 ASW	ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws ahws asws asws ahws asws asws ahws asws asws
Bit position	Bit name	Function
15, 13, 11, 9, 7, 5, 3, 1	AHWn (n = 0 to 7)	Sets the insertion of an address hold wait state in each CSn space after the T1 cycle. 0: Address hold wait state not inserted 1: Address hold wait state inserted
14, 12, 10, 8, 6, 4, 2, 0	ASWn (n = 0 to 7)	Sets the insertion of an address setup wait state in each CSn space before the T1 cycle. 0: Address setup wait state not inserted 1: Address setup wait state inserted

4.6.2 External wait function


When an extremely slow device, I/O, or asynchronous system is connected, an arbitrary number of wait states can be inserted in the bus cycle by the external wait pin (WAIT) for synchronization with the external device.

Just as with programmable waits, accessing internal ROM, internal RAM, and on-chip peripheral I/O areas cannot be controlled by external waits.

The external WAIT signal can be input asynchronously to CLKOUT and is sampled at the falling edge of the CLKOUT signal in the T2 and TW states of a bus cycle. If the setup/hold time in the sampling timing is not satisfied, the wait state may or may not be inserted in the next state.


4.6.3 Relationship between programmable wait and external wait

A wait cycle is inserted as the result of an OR operation between the wait cycle specified by the set value of the programmable wait and the wait cycle controlled by the \overline{WAIT} pin.



For example, if the timings of the programmable wait and the WAIT pin signal are as illustrated below, three wait states will be inserted in the bus cycle.





4.7 Idle State Insertion Function

To facilitate interfacing with low-speed memory devices, a set number of idle states (TI) can be inserted into the starting bus cycle after the T3 state to secure the data output float delay time (tor) of the memory when each CS space is read accessed. The bus cycle following the T3 state starts after the inserted idle state(s).

Idle states are inserted at the following timing.

• After the read cycle for SRAM, external I/O, or external ROM.

The idle state insertion setting can be specified using the bus cycle control register (BCC). Idle state insertion is automatically programmed for all memory blocks immediately after a system reset.

(1) Bus cycle control register (BCC)

This register can be read/written in 16-bit units.

- Cautions 1. Idle states cannot be inserted in internal ROM, internal RAM, on-chip peripheral I/O, or programmable peripheral I/O areas.
 - 2. Write to the BCC register after reset, and then do not change the set values. Also, do not access an external memory area other than the one for this initialization routine until the initial setting for this register is complete. However, it is possible to access external memory areas whose initial settings are complete.

	15 ′	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
BCC B	C71	0 B	C61	0	BC51	0	BC41	0	BC31	0	BC21	0	BC11	0	BC01	0	FFFFF48AH	AAAAH
Sn signal	CS7	Ē	:S6		CS5		CS4		CS3		CS2		CS1					
Bit positi	ion	E	Bit na	ime									Functi	ion				

4.8 Bus Hold Function

4.8.1 Function outline

If pins PCM2 and PCM3 are specified in the control mode, the HLDAK and HLDRQ functions become valid.

If it is determined that the HLDRQ pin has become active (low level) as a bus mastership request from another bus master, the external address/data bus and each strobe pin are shifted to high impedance and then released (bus hold state). If the HLDRQ pin becomes inactive (high level) and the bus mastership request is canceled, driving of these pins begins again.


During the bus hold period, the internal operations of the V850E/IA1 continue until the external memory or on-chip peripheral I/O register is accessed.

The bus hold state can be known by the HLDAK pin becoming active (low level). The period from when the HLDRQ pin becomes active (low level) to when the HLDAK pin becomes active (low level) is at least 2 clocks.

In a multiprocessor configuration, etc., a system with multiple bus masters can be configured.

4.8.2 Bus hold procedure

The procedure of the bus hold function is illustrated below.




4.8.3 Operation in power save mode

In the software STOP or IDLE mode, the internal system clock is stopped. Consequently, the bus hold state is not accepted and set since the HLDRQ pin cannot be accepted even if it becomes active.

In the HALT mode, the HLDAK pin immediately becomes active when the HLDRQ pin becomes active, and the bus hold state is set. When the HLDRQ pin becomes inactive after that, the HLDAK pin also becomes inactive. As a result, the bus hold state is cleared and the HALT mode is set again.

4.8.4 Bus hold timing



4.9 Bus Priority Order

There are four external bus cycles: bus hold, DMA cycle, operand data access, and instruction fetch.

In order of priority, bus hold is the highest, followed by DMA cycle, operand data access, and instruction fetch, in that order.

An instruction fetch may be inserted between a read access and write access during a read modify write access. Also, an instruction fetch may be inserted between bus accesses when the CPU bus is locked.

Priority Order	External Bus Cycle	Bus Master
High	Bus hold	External device
	DMA cycle	DMA controller
	Operand data access	CPU
Low	Instruction fetch	CPU

Table 4-1. Bus Priority Order

4.10 Boundary Operation Conditions

4.10.1 Program space

- (1) Branching to the on-chip peripheral I/O area or successive fetches from the internal RAM area to the on-chip peripheral I/O area are prohibited. If the above is performed (branching or successive fetch), a data to be fetched is undefined and the operation is not guaranteed.
- (2) If a branch instruction exists at the upper limit of the internal RAM area, a prefetch operation (invalid fetch) that straddles over the on-chip peripheral I/O area does not occur.

4.10.2 Data space

The V850E/IA1 is provided with an address misalign function.

Through this function, regardless of the data format (word data or halfword data), data can be allocated to all addresses. However, in the case of word data and halfword data, if the data is not subject to boundary alignment, the bus cycle will be generated at least 2 times and bus efficiency will drop.

(1) In the case of halfword-length data access

When the address's LSB is 1, the byte-length bus cycle will be generated 2 times.

(2) In the case of word-length data access

- (a) When the address's LSB is 1, bus cycles will be generated in the order of byte-length bus cycle, halfword-length bus cycle, and byte-length bus cycle.
- (b) When the address's lowest 2 bits are 10, the halfword-length bus cycle will be generated 2 times.

CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION

5.1 SRAM, External ROM, External I/O Interface

5.1.1 Features

- SRAM is accessed in a minimum of 2 states.
- A maximum of 7 programmable data wait states can be inserted according to DWC0 and DWC1 register settings.
- Data waits can be controlled by WAIT pin input.
- An idle state (1 state) can be inserted after a read/write cycle by setting the BCC register.
- An address hold wait state or address setup wait state can be inserted by setting the AWC register.

5.1.2 SRAM, external ROM, external I/O access




Figure 5-1. SRAM, External ROM, External I/O Access Timing (1/5)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (2/5)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (3/5)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (4/5)




Figure 5-1. SRAM, External ROM, External I/O Access Timing (5/5)

CHAPTER 6 DMA FUNCTIONS (DMA CONTROLLER)


The V850E/IA1 includes a direct memory access (DMA) controller (DMAC) that executes and controls DMA transfer.

The DMAC controls data transfer between memory and I/O, among memories or among I/Os, based on DMA requests issued by the on-chip peripheral I/O (such as serial interface, real-time pulse unit, and A/D converter), or software triggers (memory refers to internal RAM or external memory).

6.1 Features

- 4 independent DMA channels
- Transfer units: 8/16 bits
- Maximum transfer count: 65,536 (2¹⁶)
- Transfer type: Two-cycle transfer
- Three transfer modes
 - Single transfer mode
 - Single-step transfer mode
 - Block transfer mode
- Transfer requests
 - Request by interrupts from on-chip peripheral I/O (such as serial interface, real-time pulse unit, A/D converter)
 - Requests by software trigger
- Transfer objects
 - Memory \leftrightarrow I/O
 - Memory \leftrightarrow memory
 - I/O ↔ I/O
- Next address setting function

6.2 Configuration



6.3 Control Registers

6.3.1 DMA source address registers 0 to 3 (DSA0 to DSA3)

These registers are used to set the DMA source addresses (28 bits each) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DSAnH and DSAnL.

Since these registers are 2-stage FIFO buffer registers, a new source address for DMA transfer can be specified during DMA transfer (refer to **6.9 Next Address Setting Function**). In this case, if a new DSAn register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally, and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register has been set to 1 (n = 0 to 3).

(1) DMA source address registers 0H to 3H (DSA0H to DSA3H)

These registers can be read/written in 16-bit units. Be sure to set bits 12 to 14 to 0. If they are set to 1, the operation is not guaranteed.

- Cautions 1. When setting an address of an on-chip peripheral I/O register for the source address, be sure to specify an address between FFFF000H and FFFFFFH. An address of the onchip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.
- 14 13 12 11 10 9 8 7 6 5 4 3 2 15 1 0 Address Initial value DSA0H SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16 IR 0 0 0 FFFFF082H Undefined DSA1H 0 SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16 IR 0 0 FFFFF08AH Undefined DSA2H IR 0 0 SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16 FFFFF092H Undefined 0 DSA3H 0 IR 0 0 SA27 SA26 SA25 SA24 SA23 SA22 SA21 SA20 SA19 SA18 SA17 SA16 FFFFF09AH Undefined Bit position Bit name Function IR 15 Specifies the DMA source address. 0: External memory, on-chip peripheral I/O 1: Internal RAM 11 to 0 SA27 to Sets the DMA source addresses (A27 to A16). During DMA transfer, it stores the next SA16 DMA transfer source address.
- 2. Do not set the DSAnH register when DMA transfer has been suspended.

*

(2) DMA source address registers 0L to 3L (DSA0L to DSA3L)

These registers can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DSA0L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	Address FFFFF080H	Initial valu Undefine
SA1L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	FFFF088H	Undefine
			50	52			23			55	55	21	23			5. 10		
SA2L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	FFFF090H	Undefine
SA3L	SA15	SA14	SA13	SA12	SA11	SA10	SA9	SA8	SA7	SA6	SA5	SA4	SA3	SA2	SA1	SA0	FFFFF098H	Undefine
Bit p	positior	ı	Bit n	ame									Fu	inctio	n			
1	5 to 0	s	6A15 t	o SA						addre		(A15	i to A	0). D	uring	DMA	transfer, it stores th	ne next

6.3.2 DMA destination address registers 0 to 3 (DDA0 to DDA3)

These registers are used to set the DMA destination address (28 bits each) for DMA channel n (n = 0 to 3). They are divided into two 16-bit registers, DDAnH and DDAnL.

Since these registers are 2-stage FIFO buffer registers, a new destination address for DMA transfer can be specified during DMA transfer (refer to **6.9 Next Address Setting Function**). In this case, if a new DDAn register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally, and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register has been set to 1 (n = 0 to 3).

(1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)

These registers can be read/written in 16-bit units.

Be sure to set bits 12 to 14 to 0. If they are set to 1, the operation is not guaranteed.

Cautions 1. When setting an address of an on-chip peripheral I/O register for the destination address, be sure to specify an address between FFFF000H and FFFFFFH. An address of the on-chip peripheral I/O register image (3FFF000H to 3FFFFFFH) must not be specified.

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A0H	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	7 DA16	Address FFFF086H	Initial value Undefined
						1													
DD	A1H	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	7 DA16	FFFFF08EH	Undefined
				1	1	1	1		1	1			1	1					
DD	A2H	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	FFFFF096H	Undefined
				1									1						
DD	АЗН	IR	0	0	0	DA27	DA26	DA25	DA24	DA23	DA22	DA21	DA20	DA19	DA18	DA17	DA16	FFFFF09EH	Undefined
								1		1					1				
						1													
	Bit po	osition	1	Bit n	ame									Fu	inctio	n			
	1	5	IF	२		S	Specif												
									nal me al RA	-	/, on-	chip p	beriph	neral	I/O				
	11	to 0)A27	to	ç					tion a	ddre	sses	(A27	to A1	6). [Durina [DMA transfer, it stor	es the
				A16			next D							`		с). -			
•			•			·													

2. Do not set the DDAnH register when DMA transfer has been suspended.

(2) DMA destination address registers 0L to 3L (DDA0L to DDA3L)

These registers can be read/written in 16-bit units.

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DD	A0L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	Address FFFFF084H	Initial value Undefined
DD	A1L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	FFFF08CH	Undefined
DD	A2L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	FFFF094H	Undefined
DD	A3L	DA15	DA14	DA13	DA12	DA11	DA10	DA9	DA8	DA7	DA6	DA5	DA4	DA3	DA2	DA1	DA0	FFFFF09CH	Undefined
Г	Dita	'4'		Dita															
		ositior to 0		Bit n A15 t			Sets th DMA t							-	inctio to A0		ring D	MA transfer, it store	es the next

6.3.3 DMA transfer count registers 0 to 3 (DBC0 to DBC3)

These 16-bit registers are used to set the byte transfer counts for DMA channel n (n = 0 to 3). They store the remaining transfer counts during DMA transfer.

Since these registers are 2-stage FIFO buffer registers, a new DMA byte transfer count for DMA transfer can be specified during DMA transfer (refer to **6.9 Next Address Setting Function**). In this case, if a new DBCn register is set, the value set will be transferred to the slave register and enabled only if DMA transfer ends normally, and the TCn bit of DMA channel control register n (DCHCn) has been set to 1 or the INITn bit of the DCHCn register has been set to 1 (n = 0 to 3).

These registers are decremented by 1 per transfer. Transfer is terminated if a borrow occurs. These registers can be read/written in 16-bit units.

- Cautions 1. When performing 2-cycle transfer from the internal RAM, do not set the transfer count to 2 (by setting the DBCn register to 0001H). If it is required to perform DMA transfer twice, be sure to perform DMA transfer for which the transfer count is set to 1 (by setting the DBCn register to 0000H) twice.
 - 2. Do not set the DBCn register when DMA transfer has been suspended.
 - **Remark** If the DBCn register is read after a terminal count has occurred during DMA transfer without the value of the DBCn register being rewritten, the value set immediately before DMA transfer is read (0000H is not read even after completion of transfer).

	15 1	4 13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DBC0	BC15 BC	14 BC1	3 BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	Address FFFFF0C0H	Initial value Undefined
DBC1	BC15 BC	14 BC1	3 BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFFF6C2H	Undefined
DBC2	BC15 BC	14 BC1	3 BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFFF0C4H	Undefined
DBC3	BC15 BC	14 BC1	3 BC12	BC11	BC10	BC9	BC8	BC7	BC6	BC5	BC4	BC3	BC2	BC1	BC0	FFFF0C6H	Undefined

BC15 to BC0	Sets the byte transfer transfer.	count. It stores the remaining byte transfer count during DM/
	DBCn (n = 0 to 3)	States
	0000H	Byte transfer count 1 or remaining byte transfer count
	0001H	Byte transfer count 2 or remaining byte transfer count
	:	:
	FFFFH	Byte transfer count 65,536 (2 ¹⁶) or remaining byte transfer count
	BC15 to BC0	transfer. DBCn (n = 0 to 3) 0000H 0001H :

*

6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)

These 16-bit registers are used to control the DMA transfer modes for DMA channel n (n = 0 to 3). These registers cannot be accessed during DMA operation.

These registers can be read/written in 16-bit units.

Be sure to set bits 0, 1, and 8 to 13 to 0. If they are set to 1, the operation is not guaranteed.

Cautions 1. The DS1 and DS0 bits are used to set how many bits of data are transferred.

When 8-bit data (DS1, DS0 bits = 00) is set, the lower data bus (AD0 to AD7) is not necessarily used.

When the transfer data size is set to 16 bits, the transfer must start from an address with bit 1 of the lower address aligned to "0". In this case, the transfer cannot start from an odd address.

- 2. Set the DADCn register when the corresponding channel is in one of the following periods (the operation is not guaranteed if set at another timing).
 - Time from system reset to generation of the first DMA transfer request
 - Time from DMA transfer end (after terminal count) to generation of the next DMA transfer request
 - Time from the forcible termination of DMA transfer (after the INITn bit of DMA channel control register n (DCHCn) has been set to 1) to generation of the next DMA transfer request

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
DADC0	DS1	DS0	0	0	0	0	0	0	SAD1	SAD0	DAD1	DAD0	TM1	тмо	0	0	Address FFFFF0D0H	Initial valu 0000H
								1										
DADC1	DS1	DS0	0	0	0	0	0	0	SAD1	SAD0	DAD1	DAD0	TM1	тмо	0	0	FFFFF0D2H	0000H
								1		1		1						
DADC2	DS1	DS0	0	0	0	0	0	0	SAD1	SAD0	DAD1	DAD0	TM1	тмо	0	0	FFFFF0D4H	0000H
										1								
DADC3	DS1	DS0	0	0	0	0	0	0	SAD1	SAD0	DAD1	DAD0	TM1	тмо	0	0	FFFFF0D6H	0000H
	osition		Bit na	me									Fur	nction				
Bit p		n E	Bit na S1, D	-	Set	s the	trans	sfer d	ata si	ze for	DMA	A tran	-	nction				
Bit p	osition	n E		-		s the DS1	trans	sfer d		ze for	DMA	A tran	-		nsfei	data	size	
Bit p	osition	n E		-			trans			ze for	DMA	A tran	-		nsfei	· data	size	
Bit p	osition	n E		-		DS1	trans	DS0	8				sfer.		nsfei	data	size	

(1/0)

(2/2)

Bit position	Bit name			Function
7, 6	SAD1, SAD0	Sets the co	ount direct	ion of the source address for DMA channel n (n = 0 to 3).
		SAD1	SAD0	Count direction
		0	0	Increment
		0	1	Decrement
		1	0	Fixed
		1	1	Setting prohibited
5, 4	DAD1, DAD0	Sets the co	ount direct	ion of the destination address for DMA channel n (n = 0 to 3).
		DAD1	DAD0	Count direction
		0	0	Increment
		0	1	Decrement
		1	0	Fixed
		1	1	Setting prohibited
3, 2	TM1, TM0	Sets the tra	ansfer moo	de during DMA transfer.
		TM1	TM0	Transfer mode
		0	0	Single transfer mode
		0	1	Single-step transfer mode
		1	0	Setting prohibited
		1	1	Block transfer mode

6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)

*

These 8-bit registers are used to control the DMA transfer operating mode for DMA channel n (n = 0 to 3).

These registers can be read/written in 8-bit or 1-bit units. (However, bit 7 is read only and bits 2 and 1 are write only. If bits 2 and 1 are read, the read value is always 0.)

Be sure to set bits 4 to 6 to 0. If they are set to 1, the operation is not guaranteed.

- Cautions 1. If transfer is completed with the MLEn bit set to 1, and the next transfer request is executed with the DMA transfer (hardware DMA) started by the DMARQn signal (internal signal) or an interrupt from the on-chip peripheral I/O, the next transfer will be executed if the TCn bit is set to 1 (will not be automatically cleared to 0).
 - 2. Set the MLEn bit when the corresponding channel is in one of the following periods (the operation is not guaranteed if set at another timing).
 - Time from system reset to generation of the first DMA transfer request
 - Time from DMA transfer end (after terminal count) to generation of the next DMA transfer request
 - Time from the forcible termination of DMA transfer (after the INITn bit has been set to 1) to generation of the next DMA transfer request
 - 3. If DMA transfer is forcibly terminated in the last transfer cycle with the MLEn bit set to 1, the same operations as transfer completion (setting of the TCn bit to 1) are performed (the Enn bit will be cleared to 0 in forcible termination regardless of the value of the MLEn bit). In this case, at the next DMA transfer request, the Enn bit must be set to 1 and the TCn bit must be read (cleared to 0).
 - 4. During DMA transfer completion (terminal count), each bit is updated in the order of clearing the Enn bit to 0 and setting the TCn bit to 1. For this reason, if the TCn bit and Enn bit are in the polling mode, the value indicating "transfer not completed, and transfer prohibited" (TCn bit = 0, and Enn bit = 0) may be read in some cases if the DCHCn register is read while each of the above bits is being updated (this is not an error).
 - 5. Do not set the Enn and STGn bits when DMA transfer has been suspended; otherwise the operation cannot be guaranteed.

	<7>	6	5	4	<3>	<2>	<1>	<0>		
DCHC0	тС0	0	0	0	MLE0	INIT0	STG0	E00	Address FFFFF0E0H	Initial value 00H
DCHC1	TC1	0	0	0	MLE1	INIT1	STG1	E11	FFFF0E2H	00H
				1			1			
DCHC2	TC2	0	0	0	MLE2	INIT2	STG2	E22	FFFF0E4H	00H
DCHC3	тсз	0	0	0	MLE3	INIT3	STG3	E33	FFFF0E6H	00H

Bit position	Bit name	Function					
7	TCn	 This status bit indicates whether DMA transfer through DMA channel n has ended or not. This bit is read-only. It is set to 1 when DMA transfer ends and cleared (to 0) when it is read. 0: DMA transfer had not ended. 1: DMA transfer had ended. 					
3	MLEn	When this bit is set to 1 when DMA transfer ends (at terminal count output), the Enn bit is not cleared to 0 and the DMA transfer enable state is retained. When the next DMA transfer start trigger is the DMARQn signal (internal signal) or an interrupt from the on-chip peripheral I/O (hardware DMA), the DMA transfer request can be accepted even when the TCn bit is not read. When the next DMA transfer start trigger is the setting of the STGn bit to 1 (software DMA), the DMA transfer request can be accepted by reading and clearing the TCn bit to 0. When this bit is cleared to 0 when DMA transfer ends (at terminal count output), the Enn bit is cleared to 0 and the DMA transfer disable state is entered. At the next DMA transfer request, the setting of the Enn bit to 1 and the reading of the TCn bit are required.					
2	INITn	When this bit is set to 1 during DMA transfer or DMA transfer suspension, DMA transfe forcibly terminated (refer to 6.13.1 Restrictions related to DMA transfer forcible termination).					
1	STGn	If this bit is set to 1 in the DMA transfer enable state (TCn bit = 0, Enn bit = 1), DMA transfer is started.					
0	Enn	Specifies whether DMA transfer through DMA channel n is to be enabled or disabled. This bit is cleared to 0 when DMA transfer ends. It is also cleared to 0 when DMA transfer is forcibly suspended or terminated by means of setting the INITn bit to 1 or by NMI input. 0: DMA transfer disabled 1: DMA transfer enabled					
		Caution After the Enn bit is set (1), do not set the Enn bit again until the number of DMA transfers set by the DBCn register are complete or DMA transfer is forcibly terminated using the INITn bit.					

Remark n = 0 to 3

User's Manual U14492EJ4V1UD

 \star


6.3.6 DMA disable status register (DDIS)

This register holds the contents of the Enn bit of the DCHCn register during forcible interruption by NMI input (n = 0

to 3).

This register is read-only, in 8-bit units.

Be sure to set bits 4 to 7 to 0. If they are set to 1, the operation is not guaranteed.



6.3.7 DMA restart register (DRST)

The ENn bit of the DRST register and the Enn bit of the DCHCn register are linked to each other (n = 0 to 3). This register can be read/written in 8-bit units.

Be sure to set bits 4 to 7 to 0. If they are set to 1, the operation is not guaranteed.

	7	6	5	4	3	2	1	0		
ORST	0	0	0	0	EN3	EN2	EN1	EN0	Address FFFFF0F2H	Initial value 00H
Bit position Bit name Function										
3 t	o 0	EN3 to ENG	This b count It is al the D0 0: D	it is cleare output (n = so cleared CHCn regis	d to 0 whe = 0 to 3). to 0 when	n DMA trar DMA trans by NMI inp	nsfer is cor sfer is forci	mpleted in a	to be enabled or d accordance with th ted by setting the I	e terminal

6.3.8 DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)

These 8-bit registers are used to control the DMA transfer start trigger through interrupt requests from on-chip peripheral I/O.

The interrupt requests set with these registers serve as DMA transfer start factors.

These registers can be read/written in 8-bit units. However, only bit 7 (DFn) can be read/written in 1-bit units (n = 0 to 3).

Be sure to set bit 6 to 0. If it is set to 1, the operation is not guaranteed.

Cautions 1. Be sure to stop DMA operation before making changes to DTFRn register settings.

2. An interrupt request input in a standby mode (IDLE or software STOP mode) cannot be used as a DMA transfer start factor except for INTP0 to INTP6 and INTP20 to INTP25 (when the noise elimination by analog filter is selected).

										(1/2)
	<7>	6	5	4	3	2	1	0	Address	Initial value
DTFR0	DF0	0	IFC05	IFC04	IFC03	IFC02	IFC01	IFC00	FFFFF810H	00H
	<7>	6	5	4	3	2	1	0		
DTFR1	DF1	0	IFC15	IFC14	IFC13	IFC12	IFC11	IFC10	FFFFF812H	00H
	<7>	6	5	4	3	2	1	0		
DTFR2	DF2	0	IFC25	IFC24	IFC23	IFC22	IFC21	IFC20	FFFFF814H	00H
_	<7>	6	5	4	3	2	1	0		
DTFR3	DF3	0	IFC35	IFC34	IFC33	IFC32	IFC31	IFC30	FFFFF816H	00H
_										

Bit position	Bit name					Fun	ction		
7	DFn	This is a DMA transfer request flag. Only 0 can be written to this flag. 0: No DMA transfer request 1: DMA transfer request If an interrupt that causes DMA transfer occurs while DMA transfer is disabled (including if it has been suspended by an NMI or forcibly terminated by software), and if this DMA transfer request must be cleared, stop the operation causing the interrupt (e.g., disable reception if serial reception is in progress), and then clear the DFn bit. If it is clear in the application that the interrupt will not occur again until DMA transfer is resumed next, it is not necessary to stop the operation causing the interrupt.							
5 to 0	IFCn5 to IFCn0	Sets the	fer start factor. Interrupt Source						
			IFCn4	IFCn3	IFCn2	IFCn1	IFCn0		
		0	0	0	0	0	0	DMA request from on-chip peripheral I/O disabled	
		0	0	0	0	0	1	INTP0	
		0	0	0	0	1	0	INTP1	
		0	0	0	0	1	1	INTP2	
		0	0	0	1	0	0	INTP3	
		0	0	0	1	0	1	INTP4	
			0	0	1	1	0	INTP5	
		0	0	-					

(2/2)

Bit position	Bit name					Fun	ction	
5 to 0	IFCn5 to IFCn0	IFCn5	IFCn4	IFCn3	IFCn2	IFCn1	IFCn0	Interrupt source
		0	0	1	0	0	0	INTDET0
		0	0	1	0	0	1	INTDET1
		0	0	1	0	1	0	INTTM00
		0	0	1	0	1	1	INTCM003
		0	0	1	1	0	0	INTTM01
		0	0	1	1	0	1	INTCM013
		0	0	1	1	1	0	INTP100/INTCC100
		0	0	1	1	1	1	INTP100/INTCC100
		0	1	0	0	0	0	INTCM100
					-		-	
		0	1	0	0	0	1	
		0	1	0	0	1	0	
		0	1	0	0	1	1	INTP111/INTCC111
		0	1	0	1	0	0	INTCM110
		0	1	0	1	0	1	INTCM111
		0	1	0	1	1	0	INTTM20
		0	1	0	1	1	1	INTTM21
		0	1	1	0	0	0	INTP20/INTCC20
		0	1	1	0	0	1	INTP21/INTCC21
		0	1	1	0	1	0	INTP22/INTCC22
		0	1	1	0	1	1	INTP23/INTCC23
		0	1	1	1	0	0	INTP24/INTCC24
		0	1	1	1	0	1	INTP25/INTCC25
		0	1	1	1	1	0	INTTM3
		0	1	1	1	1	1	INTP30/INTCC30
		1	0	0	0	0	0	INTP31/INTCC31
		1	0	0	0	0	1	INTCM4
		1	0	0	0	1	0	INTDMA0
		1	0	0	0	1	1	INTDMA1
		1	0	0	1	0	0	INTDMA2
		1	0	0	1	0	1	INTDMA3
		1	0	0	1	1	0	INTCREC
		1	0	0	1	1	1	INTCTRX
		1	0	1	0	0	0	INTCERR
		1	0	1	0	0	1	INTCMAC
		1	0	1	0	1	0	INTCSI0
		1	0	1	0	1	1	INTCSI1
		1	0	1	1	0	0	INTSR0
		1	0	1	1	0	1	INTST0
		1	0	1	1	1	0	INTSER0
		1	0	1	1	1	1	INTSR1
		1	1	0	0	0	0	INTST1
		1	1	0	0	0	1	INTSR2
		1	1	0	0	1	0	INTST2
		1	1	0	0	1	1	INTAD0
		1	1	0	1	0	0	INTAD1
		1	1	0	1	0	1	NBDAD ^{Note}
		1	1	0	1	1	0	
		Other t	han abov	re				Setting prohibited
		1						

Note *μ*PD70F3116 only

Remark n = 0 to 3

6.4 DMA Bus States

6.4.1 Types of bus states

The DMAC bus states consist of the following 10 states.

(1) TI state

The TI state is an idle state, during which no access request is issued. The DMA request signals are sampled at the rising edge of the CLKOUT signal.

(2) T0 state

DMA transfer ready state (state in which a DMA transfer request has been issued and the bus mastership is acquired for the first DMA transfer).

(3) T1R state

The bus enters the T1R state at the beginning of a read operation in the two-cycle transfer mode. Address driving starts. After entering the T1R state, the bus invariably enters the T2R state.

(4) T1RI state

The T1RI state is a state in which the bus waits for the acknowledge signal corresponding to an external memory read request.

After entering the last T1RI state, the bus invariably enters the T2R state.

(5) T2R state

The T2R state corresponds to the last state of a read operation in the two-cycle transfer mode, or to a wait state.

In the last T2R state, read data is sampled. After entering the last T2R state, the bus invariably enters the T1W state.

(6) T2RI state

The T2RI state is a state in which the bus is ready for DMA transfer to on-chip peripheral I/O or internal RAM (state in which the bus mastership is acquired for DMA transfer to on-chip peripheral I/O or internal RAM). After entering the last T2RI state, the bus invariably enters the T1W state.

(7) T1W state

The bus enters the T1W state at the beginning of a write operation in the two-cycle transfer mode. Address driving starts. After entering the T1W state, the bus invariably enters the T2W state.

(8) T1WI state

The T1WI state is a state in which the bus waits for the acknowledge signal corresponding to an external memory write request.

After entering the last T1WI state, the bus invariably enters the T2W state.

(9) T2W state

The T2W state corresponds to the last state of a write operation in the two-cycle transfer mode, or to a wait state.

In the last T2W state, the write strobe signal is made inactive.

(10) TE state

The TE state corresponds to DMA transfer completion. Various internal signals are initialized (n = 0 to 3). After entering the TE state, the bus invariably enters the TI state.

6.4.2 DMAC bus cycle state transition

Except for the block transfer mode, each time the processing for a DMA transfer is completed, the bus mastership is released.




Figure 6-1. DMAC Bus Cycle (Two-Cycle Transfer) State Transition

6.5 Transfer Mode

6.5.1 Single transfer mode

In single transfer mode, the DMAC releases the bus at each byte/halfword transfer. If there is a subsequent DMA transfer request, transfer is performed again once. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence. However, if a lower priority DMA transfer request is generated within one clock after the end of a single transfer, even if the previous higher priority DMA transfer request signal stays active, this request is not prioritized, and the next DMA transfer after the bus is released for the CPU is a transfer based on the newly generated, lower priority DMA transfer request.

Figures 6-2 to 6-5 show examples of single transfer.






Figure 6-3 shows a single transfer mode example in which a higher priority DMA transfer request is generated. DMA channels 0 to 2 are used for a block transfer, and channel 3 is used for a single transfer.




Figure 6-3. Single Transfer Example 2

Figure 6-4 shows a single transfer mode example in which a lower priority DMA transfer request is generated within one clock after the end of a single transfer. DMA channels 0 and 3 are used for a single transfer. When two DMA transfer request signals are activated at the same time, the two DMA transfers are performed alternately.







Figure 6-5 shows a single transfer mode example in which two or more lower priority DMA transfer requests are generated within one clock after the end of a single transfer. DMA channels 0, 2, and 3 are used for a single transfer. When three or more DMA transfer request signals are activated at the same time, always the two highest priority DMA transfers are performed alternately.





6.5.2 Single-step transfer mode

In single-step transfer mode, the DMAC releases the bus at each byte/halfword transfer. Once a DMA transfer request signal is received, transfer is performed again. This operation continues until a terminal count occurs.

When the DMAC has released the bus, if another higher priority DMA transfer request is issued, the higher priority DMA request always takes precedence.

Figures 6-6 and 6-7 show examples of single-step transfer. Figure 6-7 shows a single-step transfer mode example in which a higher priority DMA transfer request is generated. DMA channels 0 and 1 are used for the single-step transfer.





Figure 6-6. Single-Step Transfer Example 1





6.5.3 Block transfer mode

In the block transfer mode, once transfer starts, the DMAC continues the transfer operation without releasing the bus until a terminal count occurs. No other DMA requests are acknowledged during block transfer.

After the block transfer ends and the DMAC releases the bus, another DMA transfer can be acknowledged.

6.6 Transfer Types

6.6.1 Two-cycle transfer

In two-cycle transfer, data transfer is performed in two cycles, a read cycle (source to DMAC) and a write cycle (DMAC to destination).

In the first cycle, the source address is output and reading is performed from the source to the DMAC. In the second cycle, the destination address is output and writing is performed from the DMAC to the destination.

Caution An idle cycle of 1 clock is always inserted between the read cycle and write cycle.

6.7 Transfer Target

6.7.1 Transfer type and transfer target

Table 6-1 shows the relationship between the transfer type and transfer target ($\sqrt{\cdot}$: transfer enabled, \times : transfer disabled).

$\overline{\ }$			Destir	nation	
			Two-Cycle	e Transfer	
		Internal ROM	On-Chip Peripheral I/O	Internal RAM	External Memory, External I/O
	On-chip peripheral I/O	×	\checkmark	\checkmark	\checkmark
g	External I/O	×	\checkmark	\checkmark	\checkmark
Source	Internal RAM	×	\checkmark	×	
	External memory	×	\checkmark	\checkmark	
	Internal ROM	×	×	×	×

Table 6-1. Relationship Between Transfer Type and Transfer Target

- Cautions 1. The operation is not guaranteed for combinations of transfer destination and source marked with "x" in Table 6-1.
 - 2. Addresses between 3FFF000H and 3FFFFFH cannot be specified for the source and destination address of DMA transfer. Be sure to specify an address between FFFF000H and FFFFFFFH.
- **Remark** During two-cycle DMA transfer, if the data bus width of the transfer source and that of the transfer destination are different, the operation becomes as follows.

If the target of the DMA transfer is an on-chip peripheral I/O register (transfer source/transfer destination), be sure to specify the same transfer size as the register size. For example, in the case of DMA transfer to an 8-bit register, be sure to specify byte (8-bit) transfer.

<16-bit transfer>

- Transfer from a 16-bit bus to an 8-bit bus
 - A read cycle (16 bits) is generated and then a write cycle (8 bits) is generated twice successively.
- Transfer from an 8-bit bus to a 16-bit bus

A read cycle (8 bits) is generated twice successively and then a write cycle (16 bits) is generated. Data is written to the transfer destination from the lowest byte in little-endian mode, and the highest byte in big-endian mode.

<8-bit transfer>

Transfer from a 16-bit bus to an 8-bit bus

A read cycle (the higher 8 bits go into a high-impedance state) is generated and then a write cycle (8 bits) is generated.

• Transfer from an 8-bit bus to a 16-bit bus

A read cycle (8 bits) is generated and then a write cycle (the higher 8 bits go into a high-impedance state) is generated. Data is written to the transfer destination from the lowest byte in little-endian mode, and the highest byte in big-endian mode.

6.7.2 External bus cycles during DMA transfer (two-cycle transfer)

The external bus cycles during DMA transfer (two-cycle transfer) are shown below.

Table 6-2. External Bus Cycles During DMA Transfer (Two-Cycle Transfer)

Transfer Target		External Bus Cycle
On-chip peripheral I/O, internal RAM	None	_
External memory, external I/O	Yes	SRAM, external ROM, external I/O access cycle

6.8 DMA Channel Priorities

The DMA channel priorities are fixed as follows.

DMA channel 0 > DMA channel 1 > DMA channel 2 > DMA channel 3

These priorities are valid in the TI state only. In the block transfer mode, the channel used for transfer is never switched.

In the single-step transfer mode, if a higher priority DMA transfer request is issued while the bus is released (in the TI state), the higher priority DMA transfer request is acknowledged.

Caution Do not start more than one DMA channel using the same start factor. If more than one DMA channel is started, a lower priority DMA channel may be acknowledged prior to a higher priority DMA channel.

6.9 Next Address Setting Function

*


The DMA source address registers (DSAnH, DSAnL), DMA destination address registers (DDAnH, DDAnL), and DMA transfer count register (DBCn) are 2-stage FIFO buffer registers configured with a master register and slave register (n = 0 to 3).

When the terminal count is issued, these registers are automatically rewritten with the value that was set immediately before.

Therefore, by making a new DMA transfer setting for these registers and setting the Enn and MLEn bits of the DCHCn register to 1 during DMA transfer, the new DMA transfer is automatically started (however, a DMA transfer end interrupt is generated even for an automatically started DMA transfer).

Figure 6-8 shows the configuration of the buffer register.





The actual DMA transfer is performed based on the settings of the slave register.

The settings incorporated in the master and slave registers differ as follows according to the timing (time) at which the settings were made.

(1) Time from system reset to generation of first DMA transfer request

The settings made are incorporated in both the master and slave registers.

(2) During DMA transfer (time from generation of DMA transfer request to end of DMA transfer)

The settings made are incorporated in only the master register, and not in the slave register (the slave register maintains the value set for the next DMA transfer).

However, the contents of the master register are automatically overwritten in the slave register after DMA transfer ends.

The value of the slave register is read if the value of each register is read during this period.

(3) Time from DMA transfer end to start of next DMA transfer

The settings made are incorporated in both the master and slave registers.

Remark "DMA transfer end" means one of the following.

- Completion of DMA transfer (terminal count)
- Forcible termination of DMA transfer (the INITn bit of the DCHCn register is set to 1)
- ★ Therefore, by making a new DMA transfer setting for the DSAnH, DSAnL, DDAnH, DDAnL, or DBCn register during DMA transfer, values will automatically be updated to the new values after transfer^{Note}.
 - **Note** If making another new DMA transfer setting, make sure that the current DMA transfer has started first. Making a new setting before the current DMA transfer starts will overwrite the values of both the master and slave registers. As a result, DMA transfer is not performed based on the value set immediately before the DMA transfer starts.

6.10 DMA Transfer Start Factors

*

*

There are two types of DMA transfer start factors, as shown below.

- Cautions 1. Do not use two or more start factors ((1) and (2)) in combination for the same channel (if two or more start factors are generated at the same time, only one of them is valid, but the valid start factor cannot be identified). The operation is not guaranteed if two or more start factors are used in combination.
 - 2. If DMA transfer is started via software and if the software does not correctly detect whether the expected DMA transfer operation has been completed through manipulation (setting to 1) of the STGn bit of the DCHCn register, it cannot be guaranteed whether the next (second) manipulation of the STGn bit corresponds to the start of "the next DMA transfer expected by software" (n = 0 to 3).

For example, suppose single transfer is started by manipulating the STGn bit. Even if the STGn bit is manipulated next (the second time) without checking by software whether the single transfer has actually been executed, the next (second) DMA transfer is not always executed. This is because the STGn bit may be manipulated the second time before the first DMA transfer is started or completed because, for example, DMA transfer with a higher priority had already been started when the STGn bit next time (the second time) after checking whether DMA transfer started by the first manipulation of the STGn bit has been completed. Completion of DMA transfer can be checked by checking the contents of the DBCn register.

(1) Request from software

If the STGn, Enn, and TCn bits of the DCHCn register are set as follows, DMA transfer starts (n = 0 to 3).

- STGn bit = 1
- Enn bit = 1
- TCn bit = 0

(2) Request from on-chip peripheral I/O

If, when the Enn and TCn bits of the DCHCn register are set as shown below, an interrupt request is issued from the on-chip peripheral I/O that is set in the DTFRn register, DMA transfer starts (n = 0 to 3).

- Enn bit = 1
- TCn bit = 0

6.11 Forcible Interruption

DMA transfer can be forcibly interrupted by NMI input during DMA transfer.

At such a time, the DMAC clears the Enn bit of the DCHCn register of all channels to 0 and the DMA transfer disabled state is entered. An NMI request can then be acknowledged after the DMA transfer executed during NMI input is terminated (n = 0 to 3).

If DMA transfer has been forcibly interrupted, perform forcible termination of the DMA using the INITn bit of the DCHCn register and then initialize.

6.12 DMA Transfer End

When DMA transfer ends and the TCn bit of the DCHCn register is set to 1, a DMA transfer end interrupt (INTDMAn) is issued to the interrupt controller (INTC) (n = 0 to 3).

6.13 Forcible Termination

In addition to the forcible interruption operation by means of NMI input, DMA transfer can be forcibly terminated by the INITn bit of the DCHCn register (n = 0 to 3).

Remark Because the DSAn, DDAn, and DBCn registers are FIFO buffer registers, the values are held even after a forcible termination. Also, the next transfer condition can be set even during DMA transfer. But, because the DADCn and DCHCn registers are not buffer registers, the setting during DMA transfer is invalid (refer to 6.9 Next Address Setting Function and 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)).

★ 6.13.1 Restriction related to DMA transfer forcible termination

When terminating a DMA transfer by setting the INITn bit of the DCHCn register, the transfer may not be terminated, but just suspended, even though the INITn bit is set to 1. As a result, when the DMA transfer of a channel that should have been terminated is resumed, the DMA transfer will terminate after an unexpected number of transfers are completed and a DMA transfer completion interrupt may occur.

[Preventive measures]

This problem can be avoided by implementing any of the following workarounds.

(1) Stop all the transfers from DMA channels temporarily.

The following measure is effective if the program does not assume that the TCn bit of the DCHCn register is 1 except for the following workaround processing. (Since the TCn bit of the DCHCn register is cleared to 0 when it is read, execution of the following procedure (ii) under step <5> clears this bit.)

- <1> Disable interrupts (DI state).
- <2> Read the DMA restart register (DRST) and transfer the ENn bit of each channel to a general-purpose register (value A).
- <3> Write 00H to the DMA restart register (DRST) twice^{Note}.
 By executing twice, the DMA transfer is definitely stopped before proceeding to <4>.
- <4> Set the INITn bit of the DCHCn register of the channel to be forcibly terminated to 1.

- <5> Perform the following operations for value A read in step <2>. (Value B)
 - (i) Clear the bit of the channel to be forcibly terminated to 0
 - (ii) If the TCn of the DCHCn register and ENn bit of the DRST register of the channel that is not terminated forcibly are 1 (AND makes 1), clear the bit of the channel to 0.
- <6> Write value B in <5> to the DRST register.
- <7> Enable interrupts (EI state).
 - **Note** Execute three times if the transfer target (transfer source or transfer destination) is the internal RAM.
 - Caution Be sure to execute step <5> to prevent the ENn bit of the DRST register from being set illegally for channels that are terminated normally during the period of steps <2> and <3>.

Remark n = 0 to 3

(2) Repeat setting the INITn bit of the DCHCn register until forcible termination of DMA transfer is completed normally

The procedure is shown below.

- <1> Copy the initial transfer count of the channel to be forcibly terminated to a general-purpose register.
- <2> Set the INITn bit of the DCHCn register of the channel to be forcibly terminated to 1.
- <3> Read the value of DMA transfer count register n (DBCn) of the channel to be forcibly terminated, and compare that value with the value copied in step <1>. If the two values do not match, repeat steps <2> and <3>.
 - Cautions 1. If the DBCn register is read in step <3>, and if DMA transfer is stopped due to trouble, the remaining number of transfers will be read. If DMA transfer has been forcibly terminated correctly, the initial number of transfers will be read.
 - 2. With this procedure, it may take some time for the channel in question to be forcibly terminated in an application in which DMA transfer of a channel other than that to be forcibly terminated is frequently executed.

Remark n = 0 to 3

★ 6.14 Times Related to DMA Transfer

The number of minimum internal system execution clocks for DMA transfer are shown below.

D	MA Cycle	Number of Minimum Internal System Execution Clocks
<1> Time to respond t	o DMA request	4 clocks ^{Note 1}
<2> Memory access	Internal RAM access	2 clocks ^{Note 2}
	Peripheral I/O register access	4 clocks + number of waits set by VSWC register

Notes 1. If an external interrupt (INTPn) is specified as a factor of starting DMA transfer, noise elimination time is added (n = 0 to 6, 100, 101, 110, 111, 20 to 25, 30, or 31).

2. Two clocks are required for the DMA cycle.

The minimum execution clock in the DMA cycle in each transfer mode is as follows.

Single transfer:	DMA response time (<1>) + Transfer source memory access (<2>) + 1 ^{Note} + Transfer
	destination memory access (<2>)
Block transfer:	DMA response time (<1>) + (Transfer source memory access (<2>) + 1 ^{Note} + Transfer
	destination memory access (<2>)) × Number of transfers

Note One internal system clock is always inserted between the read cycle and write cycle of DMA transfer.

6.15 Precautions

(1) Memory boundary

The transfer operation is not guaranteed if the source or the destination address exceeds the area of DMA objects (external memory, internal RAM, or on-chip peripheral I/O) during DMA transfer.

(2) Transfer of misaligned data

DMA transfer of 16-bit bus width misaligned data is not supported.

(3) Bus arbitration for CPU

When an external device is targeted for DMA transfer, the CPU can access the internal ROM and internal RAM (if they are not subject to DMA transfer).

When DMA transfer is executed between the on-chip peripheral I/O and internal RAM, the CPU can access the internal ROM.

(4) DMA start factor

Do not start more than one DMA channel using the same start factor. If more than one DMA channel is started, a lower priority DMA channel may be acknowledged prior to a higher priority DMA channel.

* (5) Restrictions related to automatic clearing of TCn bit of DCHCn register

The TCn bit of the DCHCn register is automatically cleared to 0 when it is read. When DMA transfer is executed to transfer data to or from the internal RAM when two or more DMA transfer channels are simultaneously used, the TCn bit may not be cleared even if it is read after completion of DMA transfer (n = 0 to 3).

Caution This restriction does not apply if one of the following conditions is satisfied.

- Only one channel of DMA transfer is used.
- DMA is not executed to transfer data to or from the internal RAM.

[Preventive measures]

To read the TCn bit of the DCHCn register of the DMA channel that is used to transfer data to or from the internal RAM, be sure to read the TCn bit three times in a row. This can accurately clear the TCn bit to 0.

(6) Read values of DSAn and DDAn registers

If the values of the DSAn and DDAn registers are read during DMA transfer, the values in the middle of being updated may be read (n = 0 to 3).

For example, if the DSAnH register and the DSAnL register are read in that order when the value of the DMA transfer source address (DSAn register) is "0000FFFFH" and the counting direction is incremental (when the SADn1 and SADn0 bits of the DADCn register = 00), the value of the DSAnL register differs as follows depending on whether DMA transfer is executed immediately after the DSAnH register has been read.

(a) If DMA transfer does not occur while the DSAn register is being read

- <1> Reading DSAnH register: DSAnH = 0000H
- <2> Reading DSAnL register: DSAnL = FFFFH

(b) If DMA transfer occurs while the DSAn register is being read

- <1> Reading DSAnH register: DSAnH = 0000H
- <2> Occurrence of DMA transfer
- <3> Incrementing DSAn register : DSAn = 00010000H
- <4> Reading DSAnL register: DSAnL = 0000H

6.15.1 Interrupt factors

DMA transfer is interrupted if a bus hold is issued.

If the factor (bus hold) interrupting DMA transfer disappears, DMA transfer promptly restarts.

CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION

The V850E/IA1 is provided with an interrupt controller (INTC) that can process a total of 53 interrupt requests.

An interrupt is an event that occurs independently of program execution, and an exception is an event whose occurrence is dependent on program execution.

The V850E/IA1 can process interrupt requests from the on-chip peripheral hardware and external sources. Moreover, exception processing can be started by the TRAP instruction (software exception) or by generation of an exception event (i.e. fetching of an illegal opcode) (exception trap).

Eight levels of software-programmable priorities can be specified for each interrupt request.

★ Interrupt servicing starts after no fewer than 4 system clocks (80 ns (@ 50 MHz)) following the generation of an interrupt request.

7.1 Features

O Interrupts

- Non-maskable interrupts: 1 source
- Maskable interrupts: 52 sources
- 8 levels of programmable priorities (maskable interrupts)
- Multiple interrupt control according to priority
- Masks can be specified for each maskable interrupt request.
- Noise elimination^{Note}, edge detection, and valid edge specification for external interrupt request signals.

Note For details of the noise eliminator, refer to 14.4 Noise Eliminator.

O Exceptions

- Software exceptions: 32 sources
- Exception traps: 2 sources (illegal opcode exception and debug trap)

Interrupt/exception sources are listed in Table 7-1.

Туре	Classification		Interrup	t/Exception Source	i	Default	Exception	Handler	Restored P	
		Name	Controlling Register	Generating Source	Generating Unit	Priority	Code	Address		
Reset	Interrupt	RESET	-	RESET input	Pin	I	0000H	0000000H	Undefined	
Non-maskable	Interrupt	NMI0	-	NMI input	Pin	Ι	0010H	00000010H	nextPC	
Software	Exception	TRAP0n ^{№œ}	-	TRAP instruction	-	-	004nH ^{∾œ}	00000040H	nextPC	
exception	Exception	TRAP1n ^{№te}	-	TRAP instruction	-	I	005nH ^{∾œ}	00000050H	nextPC	
Exception trap	Exception	ILGOP/ DBG0	-	Illegal opcode/ DBTRAP instruction	_	-	0060H	00000060H	nextPC	
Maskable	Interrupt	INTP0	P0IC0	INTP0 pin	Pin	0	0080H	00000080H	nextPC	
	Interrupt	INTP1	P0IC1	INTP1 pin	Pin	1	0090H	00000090H	nextPC	
	Interrupt	INTP2	P0IC2	INTP2 pin	Pin	2	00A0H	000000A0H	nextPC	
	Interrupt	INTP3	P0IC3	INTP3 pin	Pin	3	00B0H	000000B0H	nextPC	
	Interrupt	INTP4	P0IC4	INTP4 pin	Pin	4	00C0H	000000C0H	nextPC	
	Interrupt	INTP5	P0IC5	INTP5 pin	Pin	5	00D0H	000000D0H	nextPC	
	Interrupt	INTP6	P0IC6	INTP6 pin	Pin	6	00E0H	000000E0H	nextPC	
	Interrupt	INTDET0	DETIC0	AD0 voltage detection	ADC	7	00F0H	000000F0H	nextPC	
	Interrupt	INTDET1	DETIC1	AD1 voltage detection	ADC	8	0100H	00000100H	nextPC	
	Interrupt	INTTM00	TM0IC0	TM00 underflow	RPU	9	0110H	00000110H	nextPC	
	Interrupt	INTCM003	CM03IC0	CM003 match	RPU	10	0120H	00000120H	nextPC	
	Interrupt	INTTM01	TM0IC1	TM01 underflow	RPU	11	0130H	00000130H	nextPC	
	Interrupt	INTCM013	CM03IC1	CM013 match	RPU	12	0140H	00000140H	nextPC	
	Interrupt	INTP100/ INTCC100	CC10IC0	INTP100 pin/ CC100 match	Pin/RPU	13	0150H	00000150H	nextPC	
	Interrupt	INTP101/ INTCC101	CC10IC1	INTP101/INTP100 pin/ CC101 match	Pin/RPU	14	0160H	00000160H	nextPC	
	Interrupt	INTCM100	CM10IC0	CM100 match	RPU	15	0170H	00000170H	nextPC	
	Interrupt	INTCM101	CM10IC1	CM101 match	RPU	16	0180H	00000180H	nextPC	
	Interrupt	INTP110/ INTCC110	CC11IC0	INTP110 pin/ CC110 match	Pin/RPU	17	0190H	00000190H	nextPC	
	Interrupt	INTP111/ INTCC111	CC11IC1	INTP111/INTP110 pin/ CC111 match	Pin/RPU	18	01A0H	000001A0H	nextPC	
	Interrupt	INTCM110	CM11IC0	CM110 match	RPU	19	01B0H	000001B0H	nextPC	
	Interrupt	INTCM111	CM11IC1	CM111 match	RPU	20	01C0H	000001C0H	nextPC	
	Interrupt	INTTM20	TM2IC0	TM20 overflow	RPU	21	01D0H	000001D0H	nextPC	
	Interrupt	INTTM21	TM2IC1	TM21 overflow	RPU	22	01E0H	000001E0H		
	Interrupt	INTP20/ INTCC20	CC2IC0	INTP20 pin/CC20 match	Pin/RPU	23	01F0H	000001F0H	nextPC	
	Interrupt	INTP21/ INTCC21	CC2IC1	INTP21 pin/CC21 match	Pin/RPU	24	0200H	00000200H	nextPC	
	Interrupt	INTP22/ INTCC22	CC2IC2	INTP22 pin/CC22 match	Pin/RPU	25	0210H	00000210H	nextPC	
	Interrupt	INTP23/ INTCC23	CC2IC3	INTP23 pin/ CC23 match	Pin/RPU	26	0220H	00000220H	nextPC	
	Interrupt	INTP24/ INTCC24	CC2IC4	INTP24 pin/ CC24 match	Pin/RPU	27	0230H	00000230H	nextPC	
	Interrupt	INTP25/ INTCC25	CC2IC5	INTP25 pin CC25 match	Pin/RPU	28	0240H	00000240H	nextPC	
	Interrupt	INTTM3	TM3IC0	TM3 overflow	RPU	29	0250H	00000250H	nextPC	

Table 7-1. Interrupt/Exception Source List (1/2)

Туре	Classification		Interrup	t/Exception Source	_	Default	Exception	Handler	Restored PC
		Name	Controlling Register	Generating Source	Generating Unit	Priority	Code	Address	
Maskable	Interrupt	INTP30/ INTCC30	CC3IC0	INTP30 pin/CC30 match	Pin/RPU	30	0260H	00000260H	nextPC
	Interrupt	INTP31/ INTCC31	CC3IC1	INTP31 pin/CC31 match	Pin/RPU	31	0270H	00000270H	nextPC
	Interrupt	INTCM4	CM4IC0	CM4 match signal	RPU	32	0280H	00000280H	nextPC
	Interrupt	INTDMA0	DMAIC0	End of DMA0 transfer	DMA	33	0290H	00000290H	nextPC
	Interrupt	INTDMA1	DMAIC1	End of DMA1 transfer	DMA	34	02A0H	000002A0H	nextPC
	Interrupt	INTDMA2	DMAIC2	End of DMA2 transfer	DMA	35	02B0H	000002B0H	nextPC
	Interrupt	INTDMA3	DMAIC3	End of DMA3 transfer	DMA	36	02C0H	000002C0H	nextPC
	Interrupt	INTCREC	CANIC0	CAN1 reception complete	FCAN	37	02D0H	000002D0H	nextPC
	Interrupt	INTCTRX	CANIC1	CAN1 transmission complete	FCAN	38	02E0H	000002E0H	nextPC
	Interrupt	INTCERR	CANIC2	CAN1 communication error	FCAN	39	02F0H	000002F0H	nextPC
	Interrupt	INTCMAC	CANIC3	CAN illegal write	FCAN	40	0300H	00000300H	nextPC
	Interrupt	INTCSI0	CSIIC0	CSI0 transmission/ reception complete	SIO	41	0310H	00000310H	nextPC
	Interrupt	INTCSI1	CSIIC1	CSI1 transmission/ reception complete	SIO	42	0320H	00000320H	nextPC
	Interrupt	INTSR0	SRIC0	UART0 reception complete	SIO	43	0330H	00000330H	nextPC
	Interrupt	INTST0	STIC0	UART0 transmission complete	SIO	44	0340H	00000340H	nextPC
	Interrupt	INTSER0	SEIC0	UART0 reception error	SIO	45	0350H	00000350H	nextPC
	Interrupt	INTSR1	SRIC1	UART1 reception complete	SIO	46	0360H	00000360H	nextPC
	Interrupt	INTST1	STIC1	UART1 transmission complete	SIO	47	0370H	00000370H	nextPC
	Interrupt	INTSR2	SRIC2	UART2 reception complete	SIO	48	0380H	00000380H	nextPC
	Interrupt	INTST2	STIC2	UART2 transmission complete	SIO	49	0390H	00000390H	nextPC
	Interrupt	INTAD0	ADIC0	End of AD0 conversion	ADC	50	03A0H	000003A0H	nextPC
	Interrupt	INTAD1	ADIC1	End of AD1 conversion	ADC	51	03B0H	000003B0H	nextPC

Table 7-1. Interrupt/Exception Source List (2/2)

Remarks 1. Default priority: The priority order when two or more maskable interrupt requests are generated at the same time. The highest priority is 0.

> Restored PC: The value of the PC saved to EIPC or FEPC when interrupt/exception processing is started. However, the value of the PC saved when an interrupt is acknowledged during division (DIV, DIVH, DIVU, DIVHU) instruction execution is the value of the PC of the current instruction (DIV, DIVH, DIVU, DIVHU).

nextPC:

- The PC value that starts the processing following interrupt/exception processing.
- 2. The execution address of the illegal instruction when an illegal opcode exception occurs is calculated by (Restored PC - 4).

7.2 Non-Maskable Interrupt

A non-maskable interrupt request is acknowledged unconditionally, even when interrupts are in the interrupt disabled (DI) status. An NMI is not subject to priority control and takes precedence over all the other interrupts.

A non-maskable interrupt request is input from the NMI pin. When the valid edge specified by bit 0 (ESN0) of the external interrupt mode register 0 (INTM0) is detected on the NMI pin, the interrupt occurs.

While the service program of the non-maskable interrupt is being executed, another non-maskable interrupt request is held pending. The pending NMI is acknowledged after the original service program of the non-maskable interrupt under execution has been terminated (by the RETI instruction). Note that if two or more NMI requests are input during the execution of the service program for an NMI, the number of NMIs that will be acknowledged after the RETI instruction is executed is only one.

7.2.1 Operation

If a non-maskable interrupt is generated by NMI input, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to FEPC.
- (2) Saves the current PSW to FEPSW.
- (3) Writes exception code 0010H to the higher halfword (FECC) of ECR.
- (4) Sets the NP and ID bits of the PSW and clears the EP bit.
- (5) Sets the handler address (00000010H) corresponding to the non-maskable interrupt to the PC, and transfers control.

The servicing configuration of a non-maskable interrupt is shown in Figure 7-1.




Figure 7-1. Servicing Configuration of Non-Maskable Interrupt




Figure 7-2. Acknowledging Non-Maskable Interrupt Request

7.2.2 Restore

Execution is restored from the non-maskable interrupt servicing by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and the PSW from FEPC and FEPSW, respectively, because the EP bit of the PSW is 0 and the NP bit of the PSW is 1.
- (2) Transfers control back to the address of the restored PC and PSW.

Figure 7-3 illustrates how the RETI instruction is processed.




Figure 7-3. RETI Instruction Processing


Remark The solid lines show the CPU processing flow.

the LDSR instruction immediately before the RETI instruction.

7.2.3 Non-maskable interrupt status flag (NP)

The NP flag is a status flag that indicates that non-maskable interrupt (NMI) servicing is under execution.

This flag is set when an NMI interrupt has been acknowledged, and masks all interrupt requests and exceptions to prohibit multiple interrupts from being acknowledged.




7.2.4 Edge detection function

(1) External interrupt mode register 0 (INTM0)

External interrupt mode register 0 (INTM0) is a register that specifies the valid edge of a non-maskable interrupt (NMI). The NMI valid edge can be specified to be either the rising edge or the falling edge by the ESN0 bit.

This register can be read/written in 8-bit or 1-bit units.



7.3 Maskable Interrupts

Maskable interrupt requests can be masked by interrupt control registers. The V850E/IA1 has 52 maskable interrupt sources.

If two or more maskable interrupt requests are generated at the same time, they are acknowledged according to the default priority. In addition to the default priority, eight levels of priorities can be specified by using the interrupt control registers (programmable priority control).

When an interrupt request has been acknowledged, the acknowledgement of other maskable interrupt requests is disabled and the interrupt disabled (DI) status is set.

When the EI instruction is executed in an interrupt servicing routine, the interrupt enabled (EI) status is set, which enables servicing of interrupts having a higher priority than the interrupt request in progress (specified by the interrupt control register). Note that only interrupts with a higher priority will have this capability; interrupts with the same priority level cannot be nested.

However, if multiple interrupts are executed, the following processing is necessary.


- <1> Save EIPC and EIPSW in memory or a general-purpose register before executing the EI instruction.
- <2> Execute the DI instruction before executing the RETI instruction, then reset EIPC and EIPSW with the values saved in <1>.


7.3.1 Operation

If a maskable interrupt occurs by INT input, the CPU performs the following processing, and transfers control to a handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower halfword of ECR (EICC).
- (4) Sets the ID bit of the PSW and clears the EP bit.
- (5) Sets the handler address corresponding to each interrupt to the PC, and transfers control.

The servicing configuration of a maskable interrupt is shown in Figure 7-4.





The INT input masked by the interrupt controllers and the INT input that occurs while another interrupt is being serviced (when PSW.NP = 1 or PSW.ID = 1) are held pending internally by the interrupt controller. In such case, if the interrupts are unmasked, or when PSW.NP = 0 and PSW.ID = 0 as set by the RETI and LDSR instructions, input of the pending INT starts the new maskable interrupt servicing.


7.3.2 Restore

Recovery from maskable interrupt servicing is carried out by the RETI instruction.

When the RETI instruction is executed, the CPU performs the following processing, and transfers control to the address of the restored PC.

- (1) Restores the values of the PC and the PSW from EIPC and EIPSW because the EP bit of the PSW is 0 and the NP bit of the PSW is 0.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-5 illustrates the processing of the RETI instruction.





7.3.3 Priorities of maskable interrupts


The V850E/IA1 provides multiple interrupt servicing in which an interrupt is acknowledged while another interrupt is being serviced. Multiple interrupts can be controlled by priority levels.


There are two types of priority level control: control based on the default priority levels, and control based on the programmable priority levels that are specified by the interrupt priority level specification bit (xxPRn) of the interrupt control register (xxICn). When two or more interrupts having the same priority level specified by the xxPRn bit are generated at the same time, interrupts are serviced in order depending on the priority level allocated to each interrupt request type (default priority level) beforehand. For more information, refer to **Table 7-1 Interrupt/Exception Source List**. The programmable priority control customizes interrupt requests into eight levels by setting the priority level specification flag.


Note that when an interrupt request is acknowledged, the ID flag of PSW is automatically set to 1. Therefore, when multiple interrupts are to be used, clear the ID flag to 0 beforehand (for example, by placing the EI instruction in the interrupt service program) to set the interrupt enable mode.


Remark xx: Identification name of each peripheral unit (refer to Table 7-2)

n: Peripheral unit number (refer to Table 7-2)












Figure 7-7. Example of Servicing Interrupt Requests Generated Simultaneously

7.3.4 Interrupt control register (xxICn)

An interrupt control register is assigned to each interrupt request (maskable interrupt) and sets the control conditions for each maskable interrupt request.

This register can be read/written in 8-bit or 1-bit units.

Caution Read the xxIFn bit of the xxICn register in the interrupt disabled (DI) state. Otherwise if the timing of interrupt acknowledgement and bit reading conflict, normal values may not be read.

xxICn	xxIF	n xxMKn	0	0	0	xxPRn2	xxPRn1	xxPRn0	Address FFFFF110H to FFFFF176H	Initial value 47H				
Bit pos	ition	Bit name					Function							
7		xxIFn	0: Inte 1: Inte The flag:	This is an interrupt request flag. 0: Interrupt request not issued 1: Interrupt request issued The flag xxIFn is reset automatically by the hardware if an interrupt request is acknowledged.										
6 xxMKn This is an interrupt mask flag. 0: Enables interrupt servicing 1: Disables interrupt servicing (pending)														
2 to	0	xxPRn2 to xxPRn0	8 levels o	8 levels of priority order are specified for each interrupt.										
			xxPRn	2 xxPF	Rn1 xxl	PRn0	Inte	errupt priori	ity specification bi	t				
			0	0		0 Sp	pecifies leve	el 0 (highes	st).					
			0	0		1 Sp	ecifies leve	el 1.						
			0	1		0 Sp	ecifies leve	el 2.						
			0	1		1 Sp	ecifies leve	el 3.						
			1	0		0 Sp	ecifies leve	el 4.						
			1	0		1 Sp	pecifies leve	el 5.						
			1	1		0 Sp	pecifies leve	el 6.						
			1	1		1 Sp	becifies leve	el 7 (lowest).					
L			1											

The address and bit of each interrupt control register are as follows.

Address	Register				В	lit			
		<7>	<6>	5	4	3	<2>	<1>	<0>
FFFFF110H	P0IC0	P0IF0	P0MK0	0	0	0	P0PR02	P0PR01	P0PR00
FFFFF112H	P0IC1	P0IF1	P0MK1	0	0	0	P0PR12	P0PR11	P0PR10
FFFFF114H	P0IC2	P0IF2	P0MK2	0	0	0	P0PR22	P0PR21	P0PR20
FFFFF116H	P0IC3	P0IF3	P0MK3	0	0	0	P0PR32	P0PR31	P0PR30
FFFFF118H	P0IC4	P0IF4	P0MK4	0	0	0	P0PR42	P0PR41	P0PR40
FFFFF11AH	P0IC5	P0IF5	P0MK5	0	0	0	P0PR52	P0PR51	P0PR50
FFFFF11CH	P0IC6	P0IF6	P0MK6	0	0	0	P0PR62	P0PR61	P0PR60
FFFFF11EH	DETIC0	DETIF0	DETMK0	0	0	0	DETPR02	DETPR01	DETPR00
FFFFF120H	DETIC1	DETIF1	DETMK1	0	0	0	DETPR12	DETPR11	DETPR10
FFFFF122H	TM0IC0	TM0IF0	TM0MK0	0	0	0	TM0PR02	TM0PR01	TM0PR00
FFFFF124H	CM03IC0	CM03IF0	CM03MK0	0	0	0	CM03PR02	CM03PR01	CM03PR00
FFFFF126H	TM0IC1	TM0IF1	TM0MK1	0	0	0	TM0PR12	TM0PR11	TM0PR10
FFFFF128H	CM03IC1	CM03IF1	CM03MK1	0	0	0	CM03PR12	CM03PR11	CM03PR10
FFFFF12AH	CC10IC0	CC10IF0	CC10MK0	0	0	0	CC10PR02	CC10PR01	CC10PR00
FFFFF12CH	CC10IC1	CC10IF1	CC10MK1	0	0	0	CC10PR12	CC10PR11	CC10PR10
FFFFF12EH	CM10IC0	CM10IF0	CM10MK0	0	0	0	CM10PR02	CM10PR01	CM10PR00
FFFFF130H	CM10IC1	CM10IF1	CM10MK1	0	0	0	CM10PR12	CM10PR11	CM10PR10
FFFFF132H	CC11IC0	CC11IF0	CC11MK0	0	0	0	CC11PR02	CC11PR01	CC11PR00
FFFFF134H	CC11IC1	CC11IF1	CC11MK1	0	0	0	CC11PR12	CC11PR11	CC11PR10
FFFFF136H	CM11IC0	CM11IF0	CM11MK0	0	0	0	CM11PR02	CM11PR01	CM11PR00
FFFFF138H	CM11IC1	CM11IF1	CM11MK1	0	0	0	CM11PR12	CM11PR11	CM11PR10
FFFFF13AH	TM2IC0	TM2IF0	TM2MK0	0	0	0	TM2PR02	TM2PR01	TM2PR00
FFFFF13CH	TM2IC1	TM2IF1	TM2MK1	0	0	0	TM2PR12	TM2PR11	TM2PR10
FFFFF13EH	CC2IC0	CC2IF0	CC2MK0	0	0	0	CC2PR02	CC2PR01	CC2PR00
FFFFF140H	CC2IC1	CC2IF1	CC2MK1	0	0	0	CC2PR12	CC2PR11	CC2PR10
FFFFF142H	CC2IC2	CC2IF2	CC2MK2	0	0	0	CC2PR22	CC2PR21	CC2PR20
FFFFF144H	CC2IC3	CC2IF3	CC2MK3	0	0	0	CC2PR32	CC2PR31	CC2PR30
FFFFF146H	CC2IC4	CC2IF4	CC2MK4	0	0	0	CC2PR42	CC2PR41	CC2PR40
FFFFF148H	CC2IC5	CC2IF5	CC2MK5	0	0	0	CC2PR52	CC2PR51	CC2PR50
FFFFF14AH	TM3IC0	TM3IF0	ТМЗМК0	0	0	0	TM3PR02	TM3PR01	TM3PR00
FFFFF14CH	CC3IC0	CC3IF0	CC3MK0	0	0	0	CC3PR02	CC3PR01	CC3PR00
FFFFF14EH	CC3IC1	CC3IF1	CC3MK1	0	0	0	CC3PR12	CC3PR11	CC3PR10
FFFFF150H	CM4IC0	CM4IF0	CANMK2	0	0	0	CM4PR02	CM4PR01	CM4PR00
FFFFF152H	DMAIC0	DMAIF0	DMAMK0	0	0	0	DMAPR02	DMAPR01	DMAPR00
FFFFF154H	DMAIC1	DMAIF1	DMAMK1	0	0	0	DMAPR12	DMAPR11	DMAPR10
FFFFF156H	DMAIC2	DMAIF2	DMAMK2	0	0	0	DMAPR22	DMAPR21	DMAPR20
FFFFF158H	DMAIC3	DMAIF3	DMAMK3	0	0	0	DMAPR32	DMAPR31	DMAPR30
FFFFF15AH	CANIC0	CANIF0	CANMK0	0	0	0	CANPR02	CANPR01	CANPR00
FFFFF15CH	CANIC1	CANIF1	CANMK1	0	0	0	CANPR12	CANPR11	CANPR10
FFFFF15EH	CANIC2	CANIF2	CANMK2	0	0	0	CANPR22	CANPR21	CANPR20
FFFFF160H	CANIC3	CANIF3	CANMK3	0	0	0	CANPR32	CANPR31	CANPR30
FFFFF162H	CSIIC0	CSIIF0	CSIMK0	0	0	0	CSIPR02	CSIPR01	CSIPR00

Table 7-2. Addresses and Bits of Interrupt Control Registers (1/2)

Address	Register				В	lit			
		<7>	<6>	5	4	3	<2>	<1>	<0>
FFFFF164H	CSIIC1	CSIIF1	CSIMK1	0	0	0	CSIPR12	CSIPR11	CSIPR10
FFFFF166H	SRIC0	SRIF0	SRMK0	0	0	0	SRPR02	SRPR01	SRPR00
FFFFF168H	STIC0	STIF0	STMK0	0	0	0	STPR02	STPR01	STPR00
FFFFF16AH	SEIC0	SEIF0	SEMK0	0	0	0	SEPR02	SEPR01	SEPR00
FFFFF16CH	SRIC1	SRIF1	SRMK1	0	0	0	SRPR12	SRPR11	SRPR10
FFFFF16EH	STIC1	STIF1	STMK1	0	0	0	STPR12	STPR11	STPR10
FFFFF170H	SRIC2	SRIF2	SRMK2	0	0	0	SRPR22	SRPR21	SRPR20
FFFFF172H	STIC2	STIF2	STMK2	0	0	0	STPR22	STPR21	STPR20
FFFFF174H	ADIC0	ADIF0	ADMK0	0	0	0	ADPR02	ADPR01	ADPR00
FFFFF176H	ADIC1	ADIF1	ADMK1	0	0	0	ADPR12	ADPR11	ADPR10

Table 7-2. Addresses and Bits of Interrupt Control Registers (2/2)

7.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)

These registers set the interrupt mask state for the maskable interrupts.

The xxMKn bit of the IMR0 to IMR3 registers is equivalent to the xxMKn bit of the xxICn register.

IMRm can be read/written in 16-bit units (m = 0 to 3).

When the IMRm register is divided into two registers: higher 8 bits (IMRmH register) and lower 8 bits (IMRmL register), these registers can be read/written in 8-bit or 1-bit units.

Caution The device file defines the xxMKn bit of the xxICn register as a reserved word. If a bit is manipulated with the name xxMKn, therefore, the xxICn register, rather than the IMRm register, is rewritten (as a result, the IMRm register is also rewritten).

	<15>	<14>	<13>	<12>	<11>	<10>	<9>	<8>	Address	Initial value	
IMR0	CM10MK0	CC10MK1	CC10MK0	CM03MK1	TM0MK1	CM03MK0	тмомко	DETMK1	FFFFF100H	FFFFH	
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
	DETMK0	P0MK6	P0MK5	P0MK4	P0MK3	P0MK2	P0MK1	P0MK0			
	<15>	<14>	<13>	<12>	<11>	<10>	<9>	<8>	Address	Initial value	
IMR1	CC3MK1	CC3MK0	ТМЗМК0	CC2MK5	CC2MK4	CC2MK3	CC2MK2	CC2MK1	FFFFF102H	FFFFH	
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
	CC2MK0	TM2MK1	TM2MK0	CM11MK1	CM11MK0	CC11MK1	CC11MK0	CM10MK1			
						<u></u>					
	<15>	<14>	<13>	<12>	<11>	<10>	<9>	<8>	Address	Initial value	
IMR2	STMK1	SRMK1	SEMK0	STMK0	SRMK0	CSIMK1	CSIMK0	CANMK3	FFFFF104H	FFFFH	
	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>			
	CANMK2	CANMK1	CANMK0	DMAMK3	DMAMK2	DMAMK1	DMAMK0	CM4MK0			
	15	14	13	12	11	10	9	8	Address	Initial value	
IMR3	1	1	1	1	1	1	1	1	FFFFF106H	FFFFH	
	7	6	5	4	<3>	<2>	<1>	<0>			
ļ	1	1	1	1	ADMK1	ADMK0	STMK2	SRMK2			
I	ι <u> </u>					·		<u> </u>			
											
Bit	position	Bit	name	<u> </u>			Func	tion			
	5 to 0	xxMKn			t mask flag						
	R0 to 2), 3 (IMR3)				•	-		a)			
0 to	3 (IMR3)		0: Interrupt servicing enabled1: Interrupt servicing disabled (pending)								

7.3.6 In-service priority register (ISPR)

This register holds the priority level of the maskable interrupt currently acknowledged. When an interrupt request is acknowledged, the bit of this register corresponding to the priority level of that interrupt request is set to 1 and remains set while the interrupt is serviced.

When the RETI instruction is executed, the bit corresponding to the interrupt request having the highest priority is automatically reset to 0 by hardware. However, it is not reset to 0 when execution is returned from non-maskable interrupt servicing or exception processing.


This register is read-only, in 8-bit or 1-bit units.

Caution In the interrupt enabled (EI) state, if an interrupt is acknowledged during the reading of the ISPR register, the value of the ISPR register may be read after the bit is set to 1 by this interrupt acknowledgement. To read the value of the ISPR register properly before interrupt acknowledgement, read it in the interrupt disabled (DI) state.

ISPR	<7> ISPR7	<6> ISPR6	<5> ISPR5	<4> ISPR4	<3> ISPR3	<2> ISPR2	<1> ISPR1	<0> ISPR0	Address FFFFF1FAH	Initial value 00H		
Bit	position	Bit	name				Fu	unction				
7	7 to 0 ISPR7 to ISPR0				Indicates priority of interrupt currently acknowledged 0: Interrupt request with priority n not acknowledged 1: Interrupt request with priority n acknowledged							
Rema	Remark n = 0 to 7 (priority level)				nterrupt rec	juest with p	priority n a	cknowledge	ed			

7.3.7 Maskable interrupt status flag (ID)

The ID flag is bit 5 of the PSW and this controls the maskable interrupt's operating state, and stores control information regarding enabling or disabling of interrupt requests.



7.3.8 Interrupt trigger mode selection

The valid edge of the INTPn, ADTRG0, ADTRG1, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, TCLR11, TCLR3, and TI3 pins can be selected by program. The edge that can be selected as the valid edge is one of the following (n = 0 to 6, 20 to 25, 30, 31, 100, 101, 110, 111).

- Rising edge
- Falling edge
- Both the rising and falling edges

When the INTPn, ADTRG0, ADTRG1, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, TCLR11, TCLR3, and TI3 signals are edge-detected, they become an interrupt source or capture/trigger.

The valid edge is specified by external interrupt mode registers 1 and 2 (INTM1 and INTM2), signal edge selection registers 10 and 11 (SESA10 and SESA11), the valid edge selection register (SESC), and TM2 input filter mode registers 0 to 5 (FEM0 to FEM5).

(1) External interrupt mode registers 1, 2 (INTM1, INTM2)


These registers specify the valid edge for external interrupt requests (INTP0 to INTP6), input via external pins. The correspondence between each register and the external interrupt requests that register controls is shown below.

- INTM1: INTP0, INTP1, INTP2/ADTRG0, INTP3/ADTRG1
- INTM2: INTP4 to INTP6

INTP2 and INTP3 function alternately as ADTRG0 and ADTRG1 (A/D converter external trigger input). Therefore, if the external trigger mode has been set by the TRG0 to TRG2 bits of A/D converter mode register n0 (ADSCMn0), setting the ES20 and ES21, and ES30 and ES31 bits of INTM1 also specifies the valid edge of the external trigger input (ADTRG0 and ADTRG1) (n = 0, 1).

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.



(2) Signal edge selection registers 10, 11 (SESA10, SESA11)


These registers specify the valid edge of external interrupt requests (INTP100, INTP101, INTP110, INTP111, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, and TCLR11), input via external pins. The correspondence between each register and the external interrupt requests that register controls is shown below.

- SESA10: TIUD10, TCUD10, TCLR10, INTP100, INTP101
- SESA11: TIUD11, TCUD11, TCLR11, INTP110, INTP111

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

- Cautions 1. The bits of the SESA1n register cannot be changed during TM1n operation (TM1CEn bit of timer control registers 10, 11 (TMC10, TMC11) = 1).
 - 2. The TM1CEn bit must be set (1) before using the TCUD10/INTP100, TCLR10/INTP101, TCUD11/INTP110, and TCLR11/INTP111 pins as INTP100, INTP101, INTP110, and INTP111, even if not using timer 1.
 - Before setting the INTP100, INTP101, INTP110, INTP111, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, and TCLR11 pins to the trigger mode, set the PMC1 register.
 If the PMC1 register is set after the SESA10 and SESA11 registers have been set, an illegal interrupt may occur as soon as the PMC1 register is set.



Notes 1. See 9.2.4 (2) Timer unit mode registers 0, 1 (TUM0, TUM1)

2. See 9.2.4 (6) Prescaler mode registers 10, 11 (PRM10, PRM11)

(2/2)

Bit position	Bit name			Function					
3, 2	IES1n11, IES1n10	Specifies the valid edge of the pin selected using the CSLn bit of the CSL1n register (INTP1n1, INTP1n0).							
		IES1n11	IES1n10	Valid edge					
		0	0	Falling edge					
		0	1	Rising edge					
		1	0	Setting prohibited					
		1	1	Both rising and falling edges					
1, 0	IES1n01, IES1n00		1	INTP100 and INTP110 pins.					
		IES1n01	IES1n00	Valid edge					
		0	0	Falling edge					
		0	1	Rising edge					
		1	0	Setting prohibited					
		1	1	Both rising and falling edges					
emark n :									

(3) Valid edge selection register (SESC)

This register specifies the valid edge for external interrupt requests (INTP30, INTP31, TCLR3, and TI3), input via external pins.

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. The TM3CAE and TM3CE bits of timer control register 30 (TMC30) must be set (1) before using the TI3/TCLR3/INTP30 and TO3/INTP31 pins as INTP30 and INTP31, even if not using timer 3.
 - 2. Before setting the INTP30, INTP31, TCLR3, and TI3 pins to the trigger mode, set the PMC2 register.

If the PMC2 register is set after the SESC register has been set, an illegal interrupt may occur as soon as the PMC2 register is set.

г	7	6	5	4	3	2	1	0	Address	Initial value
SESC	TES31	TES30	CES31	CES30	IES311	IES310	IES301	IES300	FFFFF689H	00H
		TI3	TC	LR3	IN	ITP31	INT	P30		
Bit po:	sition	Bit name					Function			
7,	6	TES31, TES30	Spec	ifies the va	alid edge	of the INTP3	0, INTP31,	TCLR3, an	d TI3 pins.	
5,	4	CES31,	x	ESn1 >	kESn0			Operation		
		CES30		0	0	Falling edg	е			
				0	1	Rising edge	Э			
З,	2	IES311,		1	0	Setting pro	hibited			
		IES310		1	1	Both rising	and falling	edges		
			Rem	nark n =	3, 30, 3	1				
1,	0	TES301, TES300								

(4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)

These registers specify the valid edge for external interrupt requests input to timer 2 (INTP20 to INTP25). The correspondence between each register and the external interrupt request that register controls is shown below.

- FEM0: INTP20
- FEM1: INTP21
- FEM2: INTP22
- FEM3: INTP23
- FEM4: INTP24
- FEM5: INTP25

The valid edge can be specified independently for each pin (rising edge, falling edge, or both rising and falling edges).

These registers can be read/written in 8-bit or 1-bit units.

- Cautions 1. The STFTE bit of timer 2 clock stop register 0 (STOPTE0) must be cleared (0) before using the TI2/INTP20, TO21/INTP21, TO22/INTP22, TO23/INTP23, TO24/INTP24, and TCLR2/INTP25 pins as INTP20, INTP21, INTP22, INTP23, INTP24, and INTP25, even if not using timer 2.
 - 2. Before setting the INTP2n pin to the trigger mode, set the PMC2 register. If the PMC2 register is set after the FEMn register has been set, an illegal interrupt may occur as soon as the PMC2 register is set (n = 0 to 5).

	7	6	5	4	3	2	1	0	Address	Initial value
FEM0	DFEN00	0	0	0	EDGE010 E	EDGE000	TMS010	TMS000	FFFF630H	00H
						20				
	7	6	5	4	3	2	1	0	Address	Initial value
FEM1	DFEN01	0	0	0	EDGE011 E	EDGE001	TMS011	TMS001	FFFFF631H	00H
					INTP					
	7	6	5	4	3	2	1	0	Address	Initial value
FEM2	DFEN02	0	0	0	EDGE012 E	EDGE002	TMS012	TMS002	FFFFF632H	00H
	7	C	F		INTP		4	0	A dalaa a a	leitiel velve
FEM3	7 DFEN03	6 0	5 0	4	3 EDGE013 E	2 EDGE003	1 TMS013	0 TMS003	Address FFFFF633H	Initial value 00H
	DELINUS	0	0	0			11013013	1103003	111103311	0011
	7	6	5	4	INTP: 3	23 2	1	0	Address	Initial value
FEM4	DFEN04		0	0	· · ·	EDGE004	TMS014	TMS004	FFFFF634H	00H
				<u> </u>	INTP:					
	7	6	5	4	3	24	1	0	Address	Initial value
FEM5	DFEN05	0	0	0	EDGE015 E	EDGE005	TMS015	TMS005	FFFFF635H	00H
-	osition 7	Bit name DFEN0n	C	cifies the fil : Analog f : Digital fil		「P2n pin.	Function			
				- Digital in						
				(cloc	k of TM20 a	nd TM21	selected b	-	of the digital fil egister).	Iter is fxxtm2
3		EDGE01n, EDGE00n		(cloc		nd TM21	selected b	-	-	Iter is fxxtm2
3			Spe	(cloc	k of TM20 a	nd TM21 he INTP2	selected b	-	egister).	Iter is fxxTM2
3			Spe	(cloc cifies the v	k of TM20 a alid edge of tl	nd TM21 he INTP2	selected b	oy PRM02 re Opera	egister).	Iter is fxxTM2
3			Spe	(cloc cifies the vi DGE01n	Ek of TM20 and a lid edge of the EDGE00	nd TM21 he INTP2 Dn	selected b	oy PRM02 re Opera	egister).	Iter is fxxTM2
3			Spe	(cloc cifies the vi DGE01n 0	Ek of TM20 and a constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of the constraint of	nd TM21 he INTP2 On Inte Ris	selected k n pin. errupt by IN	oy PRM02 re Opera	egister).	Iter is fxxtm2
3			Spe	(cloc cifies the va DGE01n 0 0	Ek of TM20 at a lid edge of the EDGE00	nd TM21 he INTP2 Dn Inte Ris Fal	selected to n pin. errupt by IN ing edge ling edge	oy PRM02 re Opera	egister).	Iter is fxxTM2

(2/2)

Bit position	Bit name			Function				
1, 0	TMS01n, TMS00n	Selects the capture input ^{Note} .						
		TMS01n	TMS00n	Operation				
		0	0	Used as a pin				
		0	1	Digital filter (noise eliminator specification)				
		1	0	Timer-based capture to sub-channel 1				
		1	1	Timer-based capture to sub-channel 2				
registe are pr	ers. Set the TM ohibited (m = 1,	IS01m and TMS 3 to 5).	00m bits of t	nd INTCM101 is valid only for the FEM1 and FE he FEMm register to 00B or 01B. All other setti r INTP21, INTP22, and INTCM100, INTCM101.				
registe are pr Sub-c	ers. Set the TM ohibited (m = 1,	IS01m and TMS 3 to 5). of timer 2 can b	00m bits of t	he FEMm register to 00B or 01B. All other setti				
registe are pr Sub-c An exa	ers. Set the TM ohibited (m = 1, hannels 1 and 2 ample is given b	IS01m and TMS 3 to 5). of timer 2 can b	00m bits of t e captured by	he FEMm register to 00B or 01B. All other setti NTP21, INTP22, and INTCM100, INTCM101.				
registe are pr Sub-c An exa (a) W	ers. Set the TM ohibited (m = 1, hannels 1 and 2 ample is given b	IS01m and TMS 3 to 5). of timer 2 can b below. nel 1 is captured	00m bits of t e captured by	he FEMm register to 00B or 01B. All other setti NTP21, INTP22, and INTCM100, INTCM101.				
registe are pr Sub-c An exa (a) W Fl	ers. Set the TM ohibited (m = 1, hannels 1 and 2 ample is given b /hen sub-chann EM1 register = > MIC0 register =	IS01m and TMS 3 to 5). of timer 2 can b below. nel 1 is captured xxxxxx10B 00000010B	00m bits of t e captured by d by INTCM10	he FEMm register to 00B or 01B. All other setti NTP21, INTP22, and INTCM100, INTCM101.				
registe are pr Sub-c An ex (a) W Fl Tl (b) W	ers. Set the TM ohibited (m = 1, hannels 1 and 2 ample is given b /hen sub-chann EM1 register = > MIC0 register = /hen sub-chann	IS01m and TMS 3 to 5). of timer 2 can b below. nel 1 is captured xxxxx10B 00000010B nel 2 is captured	00m bits of t e captured by d by INTCM10	he FEMm register to 00B or 01B. All other setti NTP21, INTP22, and INTCM100, INTCM101.				
registe are pr Sub-c An ex (a) W Fl Tl (b) W Fl	ers. Set the TM ohibited (m = 1, hannels 1 and 2 ample is given b /hen sub-chann EM1 register = > MIC0 register =	ISO1m and TMS 3 to 5). of timer 2 can b below. nel 1 is captured (xxxxx10B 00000010B nel 2 is captured (xxxxx11B	00m bits of t e captured by d by INTCM10	he FEMm register to 00B or 01B. All other setti NTP21, INTP22, and INTCM100, INTCM101.				

7.4 Software Exception

A software exception is generated when the CPU executes the TRAP instruction, and can be always acknowledged.

7.4.1 Operation

If a software exception occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to EIPC.
- (2) Saves the current PSW to EIPSW.
- (3) Writes an exception code to the lower 16 bits (EICC) of ECR (interrupt source).
- (4) Sets the EP and ID bits of the PSW.
- (5) Sets the handler address (00000040H or 00000050H) corresponding to the software exception to the PC, and transfers control.

Figure 7-8 illustrates the processing of a software exception.




Figure 7-8. Software Exception Processing

The handler address is determined by the TRAP instruction's operand (vector). If the vector is 00H to 0FH, it becomes 00000040H, and if the vector is 10H to 1FH, it becomes 00000050H.

7.4.2 Restore


Recovery from software exception processing is carried out by the RETI instruction.

By executing the RETI instruction, the CPU carries out the following processing and shifts control to the restored PC's address.

- (1) Loads the restored PC and PSW from EIPC and EIPSW because the EP bit of the PSW is 1.
- (2) Transfers control to the address of the restored PC and PSW.

Figure 7-9 illustrates the processing of the RETI instruction.





7.4.3 Exception status flag (EP)

The EP flag is bit 6 of PSW, and is a status flag used to indicate that exception processing is in progress. It is set when an exception occurs.


PSW	31 0 0 0 0 0 0 0 0 0 0 0	8 7 6 5 4 3 2 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 NP EP ID SAT CY OV S Z	Initial value 00000020H
Bit position	Bit name	Function	
6	EP	Shows that exception processing is in progress.0: Exception processing not in progress.1: Exception processing in progress.	

7.5 Exception Trap

An exception trap is an interrupt that is requested when an illegal execution of an instruction takes place. In the V850E/IA1, an illegal opcode exception (ILGOP: Illegal Opcode Trap) is considered as an exception trap.

7.5.1 Illegal opcode definition

The illegal instruction has an opcode (bits 10 to 5) of 111111B, a sub-opcode (bits 26 to 23) of 0111B to 1111B, and a sub-opcode (bit 16) of 0B. An exception trap is generated when an instruction applicable to this illegal instruction is executed.



Caution Since it is possible to assign this instruction to an illegal opcode in the future, it is recommended that it not be used.


(1) Operation

If an exception trap occurs, the CPU performs the following processing, and transfers control to the handler routine.

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPSW.
- (3) Sets the NP, EP, and ID bits of the PSW.
- (4) Sets the handler address (00000060H) corresponding to the exception trap to the PC, and transfers control.

Figure 7-10 illustrates the processing of the exception trap.

Figure 7-10. Exception Trap Processing





(2) Restore

Recovery from an exception trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

- (1) Loads the restored PC and PSW from DBPC and DBPSW.
- (2) Transfers control to the address indicated by the restored PC and PSW.

Figure 7-11 illustrates the restore processing from an exception trap.





7.5.2 Debug trap

The debug trap is an exception that can be acknowledged every time and is generated by execution of the DBTRAP instruction.

When the debug trap is generated, the CPU performs the following processing.

(1) Operation

- (1) Saves the restored PC to DBPC.
- (2) Saves the current PSW to DBPSW.
- (3) Sets the NP, EP and ID bits of the PSW.
- (4) Sets the handler address (0000060H) corresponding to the debug trap to the PC and transfers control.

Figure 7-12 illustrates the processing of the debug trap.




Figure 7-12. Debug Trap Processing


(2) Restore

Restoration from a debug trap is carried out by the DBRET instruction. By executing the DBRET instruction, the CPU carries out the following processing and controls the address of the restored PC.

- (1) Loads the restored PC and PSW from DBPC and DBPSW.
- (2) Transfers control to the address indicated by the restored PC and PSW.

Figure 7-13 illustrates the processing for restoring from a debug trap.





7.6 Multiple Interrupt Servicing Control

Multiple interrupt servicing control is a process by which an interrupt request that is currently being serviced can be interrupted during servicing if there is an interrupt request with a higher priority level, and the higher priority interrupt request is acknowledged and serviced first.

If there is an interrupt request with a lower priority level than the interrupt request currently being serviced, that interrupt request is held pending.


Maskable interrupt multiple servicing control is executed when interrupts are enabled (ID = 0). Thus, if multiple interrupts are executed, it is necessary for interrupts to be enabled (ID = 0) even during an interrupt servicing routine.

If a maskable interrupt or a software exception is generated in a maskable interrupt or software exception service program, it is necessary to save EIPC and EIPSW.

This is accomplished by the following procedure.

(1) Acknowledgement of maskable interrupts in service program

Service program of maskable interrupt or exception



← Maskable interrupt acknowledgement

(2) Generation of exception in service program

Service program of maskable interrupt or exception

... • EIPC saved to memory or register • EIPSW saved to memory or register ... • TRAP instruction ... • Saved value restored to EIPSW • Saved value restored to EIPC • RETI instruction

← Exception such as TRAP instruction acknowledged.

The priority order for multiple interrupt servicing control has 8 levels, from 0 to 7 for each maskable interrupt request (0 is the highest priority), but it can be set as desired via software. Setting of the priority order level is done using the xxPRn0 to xxPRn2 bits of the interrupt request control register (xxlCn), which is provided for each maskable interrupt request. After system reset, an interrupt request is masked by the xxMKn bit and the priority order is set to level 7 by the xxPRn0 to xxPRn2 bits.

The priority order of maskable interrupts is as follows.

(High) Level 0 > Level 1 > Level 2 > Level 3 > Level 4 > Level 5 > Level 6 > Level 7 (Low)

Interrupt servicing that has been suspended as a result of multiple servicing control is resumed after the servicing of the higher priority interrupt has been completed and the RETI instruction has been executed. A pending interrupt request is acknowledged after the current interrupt servicing has been completed and the RETI instruction has been executed.

Caution In a non-maskable interrupt servicing routine (time until the RETI instruction is executed), maskable interrupts are suspended and not acknowledged.

7.7 Interrupt Response Time

The following table describes the V850E/IA1 interrupt response time (from interrupt generation to start of interrupt servicing).




Figure 7-14. Pipeline Operation at Interrupt Request Acknowledgement (Outline)

Note For details of interleave access, refer to 8.1.2 2-clock branch in V850E1 Architecture User's Manual (U14559E).

Remark INT1 to INT4: Interrupt acknowledgement processing

IFX: Invalid instruction	fetch
--------------------------	-------

IDX:	Invalid instruction decode
IDA.	

Interrupt res	sponse time	Condition			
	Internal		External interrupt		
	interrupt	INTP0 to INTP6, INTP20 to INTP25	INTP20 to INTP25	INTP100, INTP101, INTP110, INTP111 INTP30, INTP31	
Minimum	4	4 + analog delay time	4 + digital noise filter	4 + Note 1 + digital noise filter	The following cases are exceptions. • In IDLE/software STOP
Maximum	7 ^{Note 2}	7 + analog delay time	7 + digital noise filter	7 + Note 1 + digital noise filter	 mode External bus access Two or more interrupt request non-sampling instructions are executed in succession Access to on-chip peripheral I/O register Access to programmable peripheral I/O register

Notes 1. The number of internal system clocks are as follows.

For timers 10, 11 (TM10, TM11) using INTP100, INTP101, INTP110, and INTP111 as external interrupt inputs (see 9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)):
 fcLk = fxx/2 (PRM2 bit = 1): 2

 $f_{CLK} = f_{XX}/4 (PRM2 bit = 0): 4$

• For timer 3 (TM3) using INTP30 and INTP31 as external interrupt inputs (see **9.4.4 (1) Timer 3 clock selection register (PRM03)**):

fclк = fxx (PRM3 bit = 1): 2

 $f_{CLK} = f_{XX}/2$ (PRM3 bit = 0): 4

2. When LD instruction is executed to internal ROM (during align access)

7.8 Periods in Which Interrupts Are Not Acknowledged

An interrupt is acknowledged while an instruction is being executed. However, no interrupt will be acknowledged between an interrupt request non-sampling instruction and the next instruction (interrupt is held pending).

The interrupt request non-sampling instructions are as follows.

- El instruction
- DI instruction
- LDSR reg2, 0x5 instruction (for PSW)
- The load, store, and bit manipulation instructions for the interrupt control register (xxlCn), in-service priority register (ISPR), power save control register (PSC), and interrupt mask registers 0 to 3 (IMR0 to IMR3)
- The store instruction for the command register (PRCMD)
- The load, store, and bit manipulation instructions for the registers related to CSI


CHAPTER 8 CLOCK GENERATION FUNCTION

The clock generator (CG) generates and controls the internal system clock (fxx) that is supplied to each internal unit, such as the CPU.

8.1 Features

- Multiplier function using a phase locked loop (PLL) synthesizer
- Clock sources
 - Oscillation by connecting a resonator
 - External clock
- Power saving modes
 - HALT mode
 - IDLE mode
 - Software STOP mode
- Internal system clock output function

8.2 Configuration



8.3 Input Clock Selection

The clock generator consists of an oscillator and a PLL synthesizer. For example, connecting a 5.0 MHz crystal resonator or ceramic resonator to pins X1 and X2 enables a 50 MHz internal system clock (fxx) to be generated when the multiplier is 10. Also, an external clock can be input directly to the oscillator. In this case, the clock signal should be input only to pin X1 (pin X2 should be left open). Two basic operation modes are provided for the clock generator. These are PLL mode and direct mode. The operation mode is selected by the CKSEL pin. The input to this pin is latched on reset.

CKSEL	Operating Mode			
0	PLL mode			
1	Direct mode			

Caution The input level for the CKSEL pin must be fixed. If it is switched during operation, a malfunction may occur.

8.3.1 Direct mode

In direct mode, an external clock is divided by two and the divided clock is supplied as the internal system clock. The maximum frequency that can be input in direct mode is 50 MHz. The V850E/IA1 is mainly used in application systems in which operates at relatively low frequencies.

Caution In direct mode, an external clock must be input (an external resonator should not be connected).

8.3.2 PLL mode

In PLL mode, an external resonator is connected or external clock is input and multiplied by the PLL synthesizer. The multiplied PLL output is divided by the division ratio specified by the clock control register (CKC) to generate a system clock that is 10, 5, 2.5, or 1 times the frequency (fx) of the external resonator or external clock.

After reset, an internal system clock (fxx) that is 1 time the frequency $(1 \times fx)$ of the input clock frequency (fx) is generated.

When a frequency that is 10 times $(10 \times fx)$ the input clock frequency (fx) is generated, a system with low noise and low power consumption can be realized because a frequency of up to 50 MHz is obtained based on a 5 MHz external resonator or external clock.

In PLL mode, if the clock supply from an external resonator or external clock source stops, operation of the internal system clock (fxx) based on the self-propelled frequency of the clock generator's internal voltage controlled oscillator (VCO) continues. In this case, fxx is undefined. However, do not devise an application method expecting to use this self-propelled frequency.

Example: Clocks when PLL mode ($fxx = 10 \times fx$) is used

Internal System Clock Frequency (fxx)	External Resonator or External Clock Frequency (fx)
50.000 MHz	5.0000 MHz
40.000 MHz	4.0000 MHz

Caution When using the PLL mode, only an fx (4 to 5 MHz) value for which $10 \times fx$ does not exceed the system clock maximum frequency (50 MHz) can be used for the oscillation frequency or external clock frequency.


When $5 \times fx$, $2.5 \times fx$, or $1 \times fx$ is used, a frequency of 4 to 6.4 MHz can be used.

Remark Note the following when PLL mode is selected ($f_{xx} = 5 \times f_x$, $f_{xx} = 2.5 \times f_x$, or $f_{xx} = 1 \times f_x$) If the V850E/IA1 need not be operated at high frequency, use $f_{xx} = 5 \times f_x$, $f_{xx} = 2.5 \times f_x$, or $f_{xx} = 1 \times f_x$ to reduce the power consumption by lowering the system clock frequency using software.

8.3.3 Peripheral command register (PHCMD)

This is an 8-bit register that is used to set protection for writing to registers that can significantly affect the system so that the application system is not halted unexpectedly due to erroneous program execution. This register can be written only in 8-bit units (when it is read, undefined data is read out).

Writing to the first specific register (CKC or FLPMC register) is only valid after first writing to the PHCMD register. Because of this, the register value can be overwritten only with the specified sequence, preventing an illegal write operation from being performed.



The generation of an illegal store operation can be checked with the PRERR bit of the peripheral status register (PHS).

8.3.4 Clock control register (CKC)

The clock control register is an 8-bit register that controls the internal system clock (fxx) in PLL mode. It can be written to only by a specific sequence combination so that it cannot easily be overwritten by mistake due to erroneous program execution.

This register can be read/written in 8-bit units.

Caution Do not change bits CKDIV2 to CKDIV0 in direct mode.

	7	6	5	4	3	2	1	0	Address	Initial value	
۲C	0	0	TBCS	CESEL	0	CKDI	2 CKDIV1	CKDIV0	FFFFF822H	00H	
_											
	Bit position	Bit n	ame	Function							
	5	TBCS	S	Selects the time base counter clock. 0: fx/2 ⁸							
			F	1: fx/2 [°] For details, see 8.6.2 Time base counter (TBC) .							
1: An external clock is							nnected to the X1 and X2 pins is connected to the X1 pin oscillator feedback loop is disconnected to prevent current				
	2 to 0	CKDIV CKDIV		Sets the inte	ernal syst	em clock	frequency (fxx) when PL	_ mode is use	d.	
				CKDIV2	CKDIV1	CKDIV0	Ir	nternal syst	em clock (fxx)		
				0	0	0	fx				
				0	0	1	2.5 × fx				
				0	1	1	5 × fx				
				1	1	1	10 × fx				
				Other than above Setting prohibited							
									clock during		

Example Clock generator settings

Operation	CKSEL Pin		CKC Register		Input Clock (fx)	Internal System
Mode		CKDIV2	CKDIV1	CKDIV0		Clock (fxx)
Direct mode	High-level input	0	0	0	16 MHz	8 MHz
PLL mode	Low-level input	0	0	0	5 MHz	5 MHz
		0	0	1	5 MHz	12.5 MHz
		0	1	1	5 MHz	25 MHz
		1	1	1	5 MHz	50 MHz
Other than above	ve	Setting prohibited	Setting prohibited			

Data is set in the clock control register (CKC) according to the following sequence.

- <1> Disable interrupts (set the NP bit of PSW to 1).
- <2> Prepare data in any one of the general-purpose registers to set in the specific register.
- <3> Write arbitrary data to the peripheral command register (PHCMD).
- <4> Set the clock control register (CKC) (with the following instructions).
 - Store instruction (ST/SST instruction)
- <5> Insert five or more NOP instructions (5 instructions (<5> to <9>))
- <10> Release the interrupt disabled state (set the NP bit of PSW to 0).

```
[Sample coding] <1> LDSR rX, 5
<2> MOV 0x07, r10
<3> ST.B r10, PHCMD [r0]
<4> ST.B r10, CKC [r0]
<5> NOP
<6> NOP
<7> NOP
<8> NOP
<9> NOP
<10> LDSR rY, 5
```

Remark rX: Value written to PSW rY: Value returned to PSW


No special sequence is required to read the specific register.

- Cautions 1. If an interrupt is acknowledged between the issuing of data to the PHCMD (<3>) and writing to the specific register immediately after (<4>), the write operation to the specific register is not performed and a protection error (the PRERR bit of the PHS register = 1) may occur. Therefore, set the NP bit of the PSW to 1 (<1>) to disable interrupt acknowledgement. Also disable interrupt acknowledgement as well when selecting a bit manipulation instruction for the specific register setting.
 - Although the data written to the PHCMD register is dummy data however, use the same register as the general-purpose register used in specific register setting (<4>) for writing to the PHCMD register (<3>). The same method should be applied when using a generalpurpose register for addressing.
 - 3. Before executing this processing, complete all DMA transfer operations.

8.3.5 Peripheral status register (PHS)

If a write operation is not performed in the correct sequence including access to the command register for the protection-targeted internal registers, writing is not performed and a protection error is generated, setting the status flag (PRERR) to 1. This flag is a cumulative flag. After checking the PRERR flag, it is cleared to 0 by an instruction.

This register can be read/written in 8-bit or 1-bit units.



The operation conditions of the PRERR flag are as follows.

- Set conditions: <1> If the operation of the relevant store instruction for the on-chip peripheral I/O is not a write operation for the PHCMD register, but the peripheral specific register is written to.
 - <2> If the first store instruction operation after the write operation to the PHCMD register is for memory other than the specific registers and on-chip peripheral I/O.
- Reset conditions: <1> If the PRERR flag of the PHS register is set to 0. <2> If the system is reset

8.4 PLL Lockup

The lockup time (frequency stabilization time) is the time from when the power is turned on or the software STOP mode is released until the phase locks at the prescribed frequency. The state until this stabilization occurs is called a lockup state, and the stabilized state is called a lock state.

(1) Lock register (LOCKR)

The lock register (LOCKR) has a LOCK flag that reflects the stabilized state of the PLL frequency. This register is read-only, in 8-bit or 1-bit units.

Caution When the PLL is locked, the LOCK flag is 0. If the system then enters an unlocked state due to a standby, the LOCK flag becomes 1. If anything other than a standby causes the system to enter an unlocked state, the LOCK flag is not affected (LOCK = 0).

	7	6	5	4	3	2	1	<0>	Address	Initial value	
OCKR	0	0	0	0	0	0	0	LOCK	FFFFF824H	0000000xB	
	Bit position Bit name Function										
	0	LOCK		This is a read-only flag that indicates the PLL state. This flag holds the value 0 a long as a lockup state is maintained and is not initialized by a system reset. 0: Indicates that the PLL is locked. 1: Indicates that the PLL is not locked (UNLOCK state).							

If the clock stops, the power fails, or some other factor operates to cause an unlock state to occur, for control processing that depends on software execution speed, such as real-time processing, be sure to judge the LOCK flag using software immediately after operation begins so that processing does not begin until after the clock stabilizes.

On the other hand, static processing such as the setting of internal hardware or the initialization of register data or memory data can be executed without waiting for the LOCK flag to be reset.

The relationship between the oscillation stabilization time (the time from when the resonator starts to oscillate until the input waveform stabilizes) when a resonator is used, and the PLL lockup time (the time until frequency stabilizes) is shown below.

Oscillation stabilization time < PLL lockup time

8.5 Power Save Control

8.5.1 Overview

The power save function has the following three modes.

(1) HALT mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the CPU's operation clock stops. Since the supply of clocks to on-chip peripheral functions other than the CPU continues, operation continues. The power consumption of the overall system can be reduced by intermittent operation that is achieved due to a combination of HALT mode and normal operation mode.

The system is switched to HALT mode by a specific instruction (the HALT instruction).

(2) IDLE mode

In this mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the supply of internal system clocks is stopped, which causes the overall system to stop.

When the system is released from IDLE mode, it can be switched to normal operation mode quickly because the oscillator's oscillation stabilization time need not be secured.

The system is switched to IDLE mode according to the PSMR register setting.

IDLE mode is located midway between software STOP mode and HALT mode in relation to the clock stabilization time and current consumption. It is used for situations in which a low current consumption mode is to be used and the clock stabilization time is to be eliminated after the mode is released.

(3) Software STOP mode

In this mode, the overall system is stopped by stopping the clock generator (oscillator and PLL synthesizer). The system enters an ultra-low power consumption state in which only leak current is lost.

The system is switched to software STOP mode according to a PSMR register setting.

(a) PLL mode

The system is switched to software STOP mode by setting the register according to software. The PLL synthesizer's clock output is stopped at the same time that the oscillator is stopped. After software STOP mode is released, the oscillator's oscillation stabilization time must be secured until the system clock stabilizes. Also, PLL lockup time may be required depending on the program. When a resonator or external clock is connected, following the release of the software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

(b) Direct mode

To stop the clock, set the X1 pin to low level. After the release of software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

Table 8-1 shows the operation of the clock generator in normal operation mode, HALT mode, IDLE mode, and software STOP mode.

An effective low power consumption system can be realized by combining these modes and switching modes according to the required use.




Figure 8-1. Power Save Mode State Transition Diagram

Clo	ock Source	Power Save Mode	Oscillator	PLL Synthesizer	Clock Supply to Peripheral I/O	Clock Supply to CPU
PLL mode	Oscillation with	Normal operation	\checkmark	\checkmark	\checkmark	\checkmark
	resonator	HALT mode		V	\checkmark	-
		IDLE mode		V	_	-
		Software STOP mode	_	-	_	_
	External clock	Normal operation	-	V	\checkmark	\checkmark
		HALT mode	-	V	\checkmark	-
		IDLE mode	-	V	_	-
		Software STOP mode	-	-	_	-
Direct mode	External clock	Normal operation	-	-	\checkmark	\checkmark
		HALT mode	-	-	\checkmark	-
		IDLE mode	-	-	-	-
		Software STOP mode	-	-	-	-

Table 8-1. Clock Generator Operation Using Power Save Control

Remark $\sqrt{}$: Operating

-: Stopped


8.5.2 Control registers

(1) Power save mode register (PSMR)

This is an 8-bit register that controls power save mode. It is effective only when the STB bit of the PSC register is set to 1.

Writing to the PSMR register is executed by the store instruction (ST/SST instruction) and a bit manipulation instruction (SET1/CLR1/NOT1 instruction).


This register can be read/written in 8-bit or 1-bit units.



(2) Command register (PRCMD)

This is an 8-bit register that is used to set protection for write operations to registers that can significantly affect the system so that the application system is not halted unexpectedly due to erroneous program execution. Writing to the first specific register (power save control register (PSC)) is only valid after first writing to the PRCMD register. Because of this, the register value can be overwritten only by the specified sequence, preventing an illegal write operation from being performed.

This register can only be written in 8-bit units. The undefined data is read out if read.



(3) Power save control register (PSC)

This is an 8-bit register that controls the power save function. This register, which is one of the specific registers, is effective only when accessed by a specific sequence during a write operation. This register can be read/written in 8-bit or 1-bit units.

Caution It is impossible to set STB bit and NMIM or INTM bit at the same time. Be sure to set STB bit after setting NMIM or INTM bit.

	7	6	<5>	<4>	3	2	<1>	0	Address	Initial value
PSC	0	0	NMIM	INTM	0	0	STB	0	FFFFF1FEH	00H
	Bit position	Bit n	ame				Functio	n		
	5	NMIM	 IIM This is the enable/disable setting bit for standby mode release using valid edge input of NMI. 0: Enables NMI cancellation 1: Disables NMI cancellation 							
	4	INTM		This is the enable/disable setting for standby mode release using an unmasked maskable interrupt (INTPn) (n = 0 to 6, 20 to 25, 30, 31, 100, 101, 110, 111). 0: Enables maskable interrupt cancellation 1: Disables maskable interrupt cancellation						
	1	STB	l t	Indicates the standby mode status. If 1 is written to this bit, the system enters IDLE or software STOP mode (set by the PSM bit of the PSMR register). When standby mode is released, this bit is automatically reset to 0. 0: Standby mode is released 1: Standby mode is in effect						

Data is set in the power save control register (PSC) according to the following sequence.

- <1> Set the power save mode register (PSMR) (with the following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <2> Prepare data in any one of the general-purpose registers to set in the specific register.
- <3> Write arbitrary data to the command register (PRCMD).
- <4> Set the power save control register (PSC) (with the following instructions).
 - Store instruction (ST/SST instruction)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instruction)
- <5> Insert the NOP instructions (5 instructions (<5> to <9>).

```
[Sample coding]
```

```
<1>ST.B r11, PSMR [r0] ; Set PSMR register
<2> MOV
         0x07, r10
                         ; Prepare data for setting specific register in
                           arbitrary general-purpose register
<3> ST.B r10, PRCMD [r0] ; Write PRCMD register
<4> ST.B r10, PSC [r0]
                       ; Set PSC register
<5> NOP
                         ; Dummy instruction
<6> NOP
                          ; Dummy instruction
<7> NOP
                         ; Dummy instruction
<8> NOP
                         ; Dummy instruction
<9> NOP
                          ; Dummy instruction
(next instruction)
                         ; Execution routine after software STOP mode and IDLE
                           mode release
```

No special sequence is required to read the specific register.

- Cautions 1. A store instruction for the command register does not acknowledge interrupts. This coding is made on assumption that <3> and <4> above are executed by the program with consecutive store instructions. If another instruction is set between <3> and <4>, the above sequence may become in effective when the interrupt is acknowledged by that instruction, and a malfunction of the program may result.
 - Although the data written to the PRCMD register is dummy data, use the same register as the general-purpose register used in specific register setting (<4>) for writing to the PRCMD register (<3>). The same method should be applied when using a general-purpose register for addressing.
 - 3. At least 5 NOP instructions must be inserted after executing a store instruction to the PSC register to set software STOP or IDLE mode.
 - 4. Before executing this processing, complete all DMA transfer operations.

8.5.3 HALT mode

(1) Setting and operation status

In HALT mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the operation clock of the CPU is stopped. Since the supply of clocks to on-chip peripheral I/O units other than the CPU continues, operation continues. The power consumption of the overall system can be reduced by setting the system to HALT mode while the CPU is idle.

The system is switched to HALT mode by the HALT instruction.

Although program execution stops in HALT mode, the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before HALT mode began. Also, operation continues for all on-chip peripheral I/O units (other than ports) that do not depend on CPU instruction processing. Table 8-2 shows the status of each hardware unit in HALT mode.

Function	Operation Status
Clock generator	Operating
Internal system clock	Operating
CPU	Stopped
Ports	Maintained
On-chip peripheral I/O (excluding ports)	Operating
Internal data	All internal data such as CPU registers, statuses, data, and the contents of internal RAM are maintained in the state they were in immediately before HALT mode began.
AD0 to AD15	Operating
A16 to A23	
RD, ASTB	
UWR, LWR	
$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$	
HLDRQ	
HLDAK	
WAIT	
CLKOUT	Clock output

Table 8-2. Operation Status in HALT Mode

(2) Release of HALT mode

HALT mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request (INTPn), or $\overline{\text{RESET}}$ pin input (n = 0 to 6, 20 to 25, 30, 31, 100, 101, 110, 111).

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

HALT mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request regardless of the priority. However, if the system is set to HALT mode during an interrupt servicing routine, operation will differ as follows.

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, HALT mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, HALT mode is released and the newly generated interrupt request is acknowledged.

Table 8-3. Operation After HALT Mode Is Released by Interrupt Request

Release Source	Enable Interrupt (EI) Status Disable Interrupt (DI) S						
Non-maskable interrupt request	Branch to handler address						
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction					

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.5.4 IDLE mode

(1) Setting and operation status

In IDLE mode, the clock generator (oscillator and PLL synthesizer) continues to operate, but the supply of internal system clocks is stopped which causes the overall system to stop.

When IDLE mode is released, the system can be switched to normal operation mode quickly because the oscillator's oscillation stabilization time or the PLL lockup time need not be secured.

The system is switched to IDLE mode by setting the PSC or PSMR register using a store instruction (ST or SST instruction) or a bit manipulation instruction (SET1, CLR1, or NOT1 instruction) (see **8.5.2 Control registers**).

In IDLE mode, program execution is stopped, and the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before execution stopped. The operation of on-chip peripheral I/O units (excluding ports) also is stopped.

Table 8-4 shows the status of each hardware unit in IDLE mode.

Function	Operation Status
Clock generator	Operating
Internal system clock	Stopped
CPU	Stopped
Ports	Maintained
On-chip peripheral I/O (excluding ports)	Stopped ^{Note}
Internal data	All internal data such as CPU registers, statuses, data, and the contents of internal RAM are maintained in the state they were in immediately before IDLE mode began.
AD0 to AD15	High impedance
A16 to A23	
RD	High-level output
UWR, LWR	
$\overline{CS0}$ to $\overline{CS7}$	
HLDAK	High impedance
HLDRQ	Input (no sampling)
WAIT	
ASTB	High-level output
CLKOUT	Low-level output

Table 8-4. Operation Status in IDLE Mode

Note NBD cannot be used in IDLE mode.

(2) Release of IDLE mode

IDLE mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request $(INTPn)^{Note}$, or RESET pin input (n = 0 to 6, 20 to 25).

Note When a digital filter using clock sampling is selected as the noise eliminator for INTP20 to INTP25, the IDLE mode cannot be released.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

The IDLE mode can be released by an interrupt request only when transition to IDLE mode is performed with the INTM and NMIM bits of the PSC register set to 0.

IDLE mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request (INTPn) regardless of the priority. However, if the system is set to IDLE mode during a maskable interrupt servicing routine, operation will differ as follows (n = 0 to 6, 20 to 25).

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, IDLE mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, IDLE mode is released and the newly generated interrupt request is acknowledged.

Table 8-5. Operation After IDLE Mode Is Released by Interrupt Request

Release Source	Enable Interrupt (EI) Status	Disable Interrupt (DI) Status			
Non-maskable interrupt request	Branch to handler address				
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction			

If the system is set to IDLE mode during an NMI servicing routine, IDLE mode is released, but the interrupt is not acknowledged (interrupt is held pending).

Interrupt servicing that is started when IDLE mode is released by NMI pin input is handled in the same way as normal NMI interrupt servicing that occurs during an emergency (because the NMI interrupt handler address is unique). Therefore, when a program must be able to distinguish between these two situations, a software status must be prepared in advance and that status must be set before setting the PSMR register using a store instruction or a bit manipulation instruction. By checking for this status during NMI interrupt servicing, an ordinary NMI can be distinguished from the processing that is started when IDLE mode is released by NMI pin input.

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.5.5 Software STOP mode

(1) Setting and operation status

In software STOP mode, the clock generator (oscillator and PLL synthesizer) is stopped. The overall system is stopped, and ultra-low power consumption is achieved in which only leak current is lost.

The system is switched to software STOP mode by using a store instruction (ST or SST instruction) or bit manipulation instruction (SET1, CLR1, or NOT1 instruction) to set the PSC and PSMR registers (see **8.5.2 Control registers**).

When PLL mode and resonator connection mode (CESEL bit of CKC register = 0) are used, the oscillator's oscillation stabilization time must be secured after software STOP mode is released.

In both PLL and direct modes, following the release of software STOP mode, execution of the program is started after the count time of the time base counter has elapsed.

Although program execution stops in software STOP mode, the contents of all registers, internal RAM, and ports are maintained in the state they were in immediately before software STOP mode began. The operation of all on-chip peripheral I/O units (excluding ports) is also stopped.

Table 8-6 shows the status of each hardware unit in software STOP mode.

Function	Operation Status
Clock generator	Stopped
Internal system clock	Stopped
CPU	Stopped
Ports	Retained ^{Note 1}
On-chip peripheral I/O (excluding ports)	Stopped ^{Note 2}
Internal data	All internal data such as CPU registers, statuses, data, and the contents of internal RAM are retained in the state before software STOP mode has been set ^{Note 1} .
AD0 to AD15	High impedance
A16 to A23	
RD	High-level output
UWR, LWR	
$\overline{\text{CS0}}$ to $\overline{\text{CS7}}$	
HLDAK	High impedance
HLDRQ	Input (no sampling)
WAIT	
ASTB	High-level output
CLKOUT	Low-level output

Table 8-6. Operation Status in Software STOP Mode

- **Notes 1.** When the VDD5 value is within the operable range. However, even if it drops below the minimum operable voltage, as long as the data retention voltage VDDDR is maintained, the contents of only the internal RAM will be retained.
 - 2. NBD cannot be used in software STOP mode.

(2) Release of software STOP mode

Software STOP mode is released by a non-maskable interrupt request, an unmasked maskable interrupt request (INTPn)^{Note}, or $\overline{\text{RESET}}$ pin input. Also, to release software STOP mode when PLL mode (CKSEL pin = low level) and resonator connection mode (CESEL bit of CKC register = 0) are used, the oscillator's oscillation stabilization time must be secured (n = 0 to 6, 20 to 25).

Moreover, PLL lockup time may be required depending on the program. See 8.4 PLL Lockup for details.

Note When a digital filter using clock sampling is selected as the noise eliminator for INTP20 to INTP25, the software STOP mode cannot be released.

(a) Release by a non-maskable interrupt request or an unmasked maskable interrupt request

The software STOP mode can be released by an interrupt request only when transition to software STOP mode is performed with the INTM and NMIM bits of the PSC register set to 0.

Software STOP mode is released by a non-maskable interrupt request or by an unmasked maskable interrupt request (INTPn) regardless of the priority. However, if the system is set to software STOP mode during a maskable interrupt servicing routine, operation will differ as follows (n = 0 to 6, 20 to 25).

- (i) If an interrupt request is generated with a lower priority than that of the interrupt request that is currently being serviced, software STOP mode is released, but the newly generated interrupt request is not acknowledged. The new interrupt request is held pending.
- (ii) If an interrupt request (including non-maskable interrupt requests) is generated with a higher priority than that of the interrupt request that is currently being serviced, software STOP mode is released and the newly generated interrupt request is acknowledged.

Release Source	Enable Interrupt (EI) Status	Disable Interrupt (DI) Status			
Non-maskable interrupt request	Branch to handler address				
Maskable interrupt request	Branch to handler address or execute next instruction	Execute next instruction			

Table 8-7. Operation After Software STOP Mode Is Released by Interrupt Request

If the system is set to software STOP mode during an NMI servicing routine, software STOP mode is released, but the interrupt is not acknowledged (interrupt is held pending).

Interrupt servicing that is started when software STOP mode is released by NMI pin input is handled in the same way as normal NMI interrupt servicing that occurs during an emergency (because the NMI interrupt handler address is unique). Therefore, when a program must be able to distinguish between these two situations, a software status must be prepared in advance and that status must be set before setting the PSMR register using a store instruction or a bit manipulation instruction.

By checking for this status during NMI interrupt servicing, an ordinary NMI can be distinguished from the servicing that is started when software STOP mode is released by NMI pin input.

(b) Release by RESET pin input

This is the same as a normal reset operation.

8.6 Securing Oscillation Stabilization Time

8.6.1 Oscillation stabilization time security specification


Two specification methods can be used to secure the time from when software STOP mode is released until the stopped oscillator stabilizes.

(1) Securing the time using an on-chip time base counter

Software STOP mode is released when a valid edge is input to the NMI pin or a maskable interrupt request is input (INTPn). When a valid edge is input to the pin causing the start of oscillation, the time base counter (TBC) starts counting, and the time until the clock output from the oscillator stabilizes is secured during that counting time (n = 0 to 6, 20 to 25).

Oscillation stabilization time = TBC counting time

After a fixed time, internal system clock output begins, and processing branches to the NMI interrupt or maskable interrupt (INTPn) handler address.



The NMI pin should usually be set to an inactive level (for example, high level when the valid edge is specified as the falling edge) in advance.

Software STOP mode is immediately released if an operation is performed according to NMI valid edge input or maskable interrupt request input (INTPn) timing in which software STOP mode is set until the CPU acknowledges the interrupt.

If direct mode or external clock connection mode (CESEL bit of CKC register = 1) is used, program execution begins after the count time of the time base counter has elapsed.


Also, even if PLL mode and resonator connection mode (CESEL bit of CKC register = 0) are used, program execution begins after the oscillation stabilization time is secured according to the time base counter.

(2) Securing the time according to the signal level width (RESET pin input)

Software STOP mode is released due to falling edge input to the $\overline{\text{RESET}}$ pin.

The time until the clock output from the oscillator stabilizes is secured according to the low level width of the signal that is input to the pin.

The supply of internal system clocks begins after a rising edge is input to the RESET pin, and processing branches to the handler address used for a system reset.



8.6.2 Time base counter (TBC)

The time base counter (TBC) is used to secure the oscillator's oscillation stabilization time when software STOP mode is released.

When an external clock is connected (CESEL bit of CKC register = 1) or a resonator is connected (PLL mode and CESEL bit of CKC register = 0), the TBC counts the oscillation stabilization time after software STOP mode is released, and program execution begins after the count is completed.

The TBC count clock is selected according to the TBCS bit of the CKC register, and the next counting time can be set.

Table 8-8.	Counting	Time	Examples	(fxx =	10 × fx)
------------	----------	------	----------	--------	----------

TBCS Bit	Count Clock	Counting Time							
		fx = 4.0000 MHz fx = 5.0000 MHz							
0	fx/2 ⁸	16.4 ms	13.2 ms						
1	fx/2°	32.8 ms 26.3 ms							

fxx: Internal system clock

fx: External oscillation frequency

CHAPTER 9 TIMER/COUNTER FUNCTION (REAL-TIME PULSE UNIT)

9.1 Timer 0

9.1.1 Features (timer 0)

Timers 00, 01 (TM00, TM01) are 16-bit timer/counters that are ideal for controlling high-speed inverters such as motors.

- 3-phase PWM output function
 PWM mode 0 (symmetric triangular wave)
 PWM mode 1 (asymmetric triangular wave)
 PWM mode 2 (sawtooth wave)
- Interrupt culling function Culling ratios (1/1, 1/2, 1/4, 1/8, 1/16)
- Forcible 3-phase PWM output stop function
 3-phase PWM output can be forcibly stopped by inputting a signal from external signal input pin ESOn during anomalies.

This function can also be used when the clock is stopped.

• Real-time output function

3-phase PWM output or rectangular wave output can be selected at the desired timing.

• Output of positive phase and negative phase or positive phase and in-phase of 3-phase PWM output

9.1.2 Function overview (timer 0)

- 16-bit timer (TM0n) for 3-phase PWM inverter control: 2 channels
- Compare registers: 4 registers × 2 channels
- 12-bit dead-time timers (DTMn0 to DTMn2): 3 timers × 2 channels
- Count clock division selectable by prescaler (set the frequency of the count clock to 40 MHz or less)
- Base clock (fcLk): 2 types (set fcLk to 40 MHz or less) fxx and fxx/2 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fcLK)						
	fxx Selected	fxx/2 Selected					
1/1	fxx	fxx/2					
1/2	fxx/2	fxx/4					
1/4	fxx/4	fxx/8					
1/8	fxx/8	fxx/16					
1/16	fxx/16	fxx/32					
1/32	fxx/32	fxx/64					


- Interrupt request sources
 - Compare-match interrupt request: 2 types INTCM0n3 generated by CM0n3 match signal
 - Underflow interrupt request: 2 types
 INTTMOn generated by underflow
- External pulse output (TO0n0 to TO0n5): 6 × 2 channels


Remark fxx: Internal system clock


n = 0, 1

9.1.3 Basic configuration

The basic configuration is shown below.









(1) Timers 00, 01 (TM00, TM01)

TM0n operates as a 16-bit up/down timer or up timer. The cycle is controlled by compare register 0n3 (CM0n3) (n = 0, 1).

TMOn start/stop is controlled by the TM0CEn bit of timer control register 0n (TMC0n).

Division by the prescaler can be selected for the count clock from among fclk, fclk/2, fclk/4, fclk/8, fclk/16, fclk/32 with the PRM02 to PRM00 bits of the TMC0n register (fclk: base clock, see **9.1.4 (1) Timer 0 clock** selection register (PRM01)).

The conditions when TM0n becomes 0000H are as follows.

- Reset input
- TM0CEn bit = 0
- TM0n register and compare register 0n3 (CM0n3) match (PWM mode 2 (sawtooth wave) only)
- Immediately after overflow or underflow

The TM0n timer has 3 operation modes, shown in Table 9-1. The operation mode is selected with timer control register 0n (TMC0n).

Operation Mode	Count Operation	Timer Clear Source	Interrupt Source	BFCMn3 → CM0n3 Transfer Timing	BFCMn0 to BFCMn2→ CM0n0 to CM0n2 Transfer Timing
PWM mode 0 (symmetric triangular wave)	Up/down	_	INTTM0n INTCM0n3	INTTM0n	INTTM0n
PWM mode 1 (asymmetric triangular wave)	Up/down	_	INTTM0n INTCM0n3	INTTM0n	INTTM0n INTCM0n3
PWM mode 2 (sawtooth wave)	Up	INTCM0n3	INTCM0n3	INTCM0n3	INTCM0n3

Table 9-1. Timer 0 Operation Modes

Caution An interrupt does not occur and the operation of timer 0 is not affected even if TM0ICn, CM03ICn, or the interrupt mask flag of the IMR0 register (TM0MKn or CM03MKn) is set (interrupts disabled) as the interrupt source.

Remark n = 0, 1

(2) Dead-time timers 00 to 02, 10 to 12 (DTM00 to DTM02, DTM10 to DTM12)

DTMn0 to DTMn2 are dedicated 12-bit down timers that generate dead time suitable for inverter control application. DTMn0 to DTMn2 operate as one-shot timers.

Counting by a dead-time timer is enabled or disabled by the TM0CEDn bit of timer control register 0n (TMC0n) and cannot be controlled by software. Dead-time timer count start and stop is controlled by hardware.

A dead-time timer starts counting down when the value of the dead-time timer reload register n (DTRRn) is transferred in synchronization with the compare match timing of CM0n0 to CM0n2.

When the value of a dead-time timer changes from 000H to FFFH, the dead-time timer generates an underflow signal, and the timer stops at the value FFFH.

If the value of a dead-time timer matches the value of the corresponding compare register before underflow of the dead-time timer takes place, the value of DTRRn is transferred to the dead-time timer again, and the timer starts down counting.

The count clock of the dead-time timer is fixed to the base clock (f_{CLK}), and the dead-time width is (set value of DTRRn + 1)/base clock (f_{CLK}).

If TM0n operates in PWM mode 0, PWM mode 1 with the dead-time timer count operation disabled, an inverted signal without dead time is output to TO0n0 and TO0n1, TO0n2 and TO0n3, and TO0n4 and TO0n5.

(3) Dead-time timer reload registers 0, 1 (DTRR0, DTRR1)

DTRRn register is a 12-bit register used to set the values of the three dead-time timers (DTMn0 to DTMn2 registers) (n = 0, 1). However, a value is transferred from the DTRRn register to each dead-time register independently.

DTRRn can be read/written in 16-bit units. All 0s are read for the higher 4 bits when 16-bit read access is performed to the DTRRn register.

DTRR0	15 0	14 0	13 0	12 0	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF570H	Initial value 0FFFH
DTRR1	15 0	14 0	13 0	12 0	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B0H	Initial value 0FFFH

Cautions 1. Changing the value of the DTRRn register during TM0n operation (TM0CEn bit of TMC0n register = 1) is prohibited.

2. Be sure to write 0 to the higher 4 bits.

(4) Compare registers 000 to 002, 010 to 012 (CM000 to CM002, CM010 to CM012)

CM0n0 to CM0n2 are 16-bit registers that always compare their own values with the value of TM0n. If the value of a compare register matches the value of TM0n, the compare register outputs a trigger signal, and changes the contents of the flip-flop (F/F) connected to the compare register. Each of CM0n0 to CM0n2 is provided with a buffer register (BFCMn0 to BFCMn2), so that the contents of the buffer are transferred to CM0n0 to CM0n2 at the next transfer timing. Transfer is enabled or disabled by the BFTEN bit of the TMC0n register.

(5) Compare registers 003, 013 (CM003, CM013)

CM0n3 is a 16-bit register that always compare its value with the value of TM0n. If the values match, CM0n3 outputs an interrupt signal (INTCM0n3). CM0n3 controls the maximum count value of TM0n, and if the values match, it performs the following operations at the next timer count clock.

٠	In triangular wave setting mode (PWM modes 0, 1):	Switches TM0n operation from up count to down
		count
•	Sawtooth wave setting mode (PWM mode 2):	Clears the count value of TM0n

CM0n3 also has a buffer register (BFCMn3) and transfers the buffer contents at the timing of the next transfer to CM0n3. Transfer enable or disable is controlled by the BFTE3 bit of the TMC0n register.

(6) Buffer registers CM00 to CM02, CM10 to CM12 (BFCM00 to BFCM02, BFCM10 to BFCM12)

BFCMn0 to BFCMn2 are 16-bit registers that transfer data to the compare register (CM0n0 to CM0n2) corresponding to each buffer register when an interrupt signal (INTCM0n3/INTTM0n) is generated. BFCMn0 to BFCMn2 can be read/written in 16-bit units.

- Caution The set values of the BFCMn0 to BFCMn2 registers are transferred to the CM0n0 to CM0n2 registers in the following timing (n = 0, 1).
 - When TM0CEn bit of TMC0n register = 0: Transfer at next operation timing after writing to BFCMn0 to BFCMn2 registers
 - When TM0CEn bit of TMC0n register = 1: Value of BFCMn0 to BFCMn2 registers is transferred to CM0n0 to CM0n2 registers upon occurrence of INTTM0n or INTCM0n3. At this time, transfer enable or disable is controlled by the BFTEN bit of the timer control register (TMC0n).

BFCM00	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF572H	Initial value FFFFH
BFCM10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B2H	Initial value FFFFH
BFCM01	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF574H	Initial value FFFFH
BFCM11	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B4H	Initial value FFFFH
BFCM02	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF576H	Initial value FFFFH
BFCM12	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF5B6H	Initial value FFFFH

(7) Buffer registers CM03, CM13 (BFCM03, BFCM13)

BFCMn3 is a 16-bit register that transfers data to the compare register at any timing. Transfer enable or disable is controlled by the BFTE3 bit of the TMC0n register. BFCMn3 can be read/written in 16-bit units.

- Cautions 1. The set value of the BFCMn3 register is transferred to the CM0n3 register in the following timing (n = 0, 1).
 - When TM0CEn bit of TMC0n register = 0: Transfer at next operation timing after writing to BFCMn3 register
 - When TM0CEn bit of TMC0n register = 1: Value of BFCMn3 register is transferred to CM0n3 register upon occurrence of INTTM0n. At this time, transfer enable or disable is controlled by the BFTE3 bit of the timer control register (TMC0n).
 - 2. Setting the BFCMn3 register to 0000H is prohibited.


BFCM03	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF578H	Initial value FFFFH
DECIVIOS																	FFFF5/00	rrrn
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
BFCM13																	FFFF5B8H	FFFFH


9.1.4 Control registers


(1) Timer 0 clock selection register (PRM01)

The PRM01 register is used to select the base clock (f_{CLK}) of timer 0 (TM0n). It can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using the timer.







(2) Timer control registers 00, 01 (TMC00, TMC01)

TMC0n register is a 16-bit register that sets the operation of timer 0 (TM0n).

The TMC0n register can be read/written in 16-bit units.

If the higher 8 bits of the TMC0n register are used as the TMC0nH register and the lower 8 bits as the TMC0nL register, the register can be read/written in 8-bit or 1-bit units.

Caution To operate timer 0, first set TM0CEn = 0 and then set TM0CEn = 1.

<15><1 MC00 TM0CE0 STII	4> 13 12 11 NTOCUL02CUL01CUL00PI	10 9 8 7 RM02 PRM01 PRM00 0		4 3 2 BFTE3 BFTEN MBFT	1 0 Address E MOD01 MOD00 FFFF57A	Initial valu H 0508H				
<15><1 MC01 TM0CE1 STI	4> 13 12 11 NT1 CUL02 CUL01 CUL00 PI	10 9 8 7 RM02 PRM01 PRM00 0		4 3 2 BFTE3 BFTEN MBFT	1 0 Address EMOD01 MOD00 FFFF5BA					
Bit position	Bit name	Function								
15	TM0CEn	1: Count ena	abled (stops bled	after all count v	alues are cleared) 00n5 output becomes hi	gh impedance				
14	STINTn	1: Generate When STINTn b the TM0CEn sig When the MOD 9-4) is generate INTCM0n3 inter Caution Chan	erate interrup interrupt at c bit = 1, an in gnal. 01 bit = 0 (tri d, and when rupt is gene	ot at operation s peration start terrupt is genera angular wave m the MOD01 bit rated.	tart ated immediately after the node), the INTTM0n interr = 1 (sawtooth wave mod g TM0n operation (TM00	rupt (see Figu re), the				
13 to 11	CUL02 to CUL00	Specifies the int		g ratio.						
		CUL02	CUL01	CUL00	Interrupt culling ra	atio				
		0	0	0	1/1					
		0	0	1	1/2					
		0	1	0	1/4					
		0	1	1	1/8					
		1	0	0	1/16					
		Other than	above		Culling is not perfor	rmed				
	1	1								

Г

(2/4)

Bit position	Bit name				Functio	on rrupts can be culled with the sam					
13 to 11	CUL02 to CUL00	 culling ratio (1/1, 1/2, 1/4, 1/8, 1/16). 2. Even when BFTE3 bit = 1, BFTEN bit = 1 (settings to transfer da from BFCMn0 to BFCMn3 registers to CM0n0 to CM0n3 registers), transfer is not performed with the generation timing culled INTTM0n and INTCM0n3 interrupts if the MBFTE bit = 0. 3. If the culling ratio is changed during count operation, the new culling ratio is applied after an interrupt has occurred with the culling ratio prior to the change (see Figure 9-5). Specifies the count clock for TM0n. 									
10 to 8	PRM02 to PRM00	Spe	ecifies the co	unt clock for	I MUN.						
			PRM02	PRM01	PRM00	Count clock					
			0	0	0	fclk					
			0	0	1	fclk/2					
			0	1	0	fclk/4					
			0	1	1	fclk/8					
			1	0	0	fc∟ĸ/16					
			1	0	1	fclк/ 32					
			Other than	above		Setting prohibited					
		Caution The division ratio switch timing is from when the TM0n value has become 0000H and an INTTM0n interrupt has occurred. Therefore, in the timing that corresponds to interrupt culling, the division ratio is not switched. Remark For the base clock (fcLK), see 9.1.4 (1) Timer 0 clock selection register (PRM01).									
5	TM0CEDn	Ċ	 Remark For the base clock (fcLK), see 9.1.4 (1) Timer 0 clock selection regist (PRM01). Specifies the operation of DTMn0 to DTMn2 timers. 0: DTMn0 to DTMn2 perform count operation 1: DTMn0 to DTMn2 stopped Cautions 1. Changing the TM0CEDn bit during TM0n operation (TM0CEn = 1) 								
		Ca	is	s prohibited		during TM0n operation (TM0CEn = e TM0CEDn bit = 1, a signal withou					

(3/4)

	Bit name			Function	۱			
4	BFTE3	0: Trans 1: Trans	fer di	nabled				
				ng from the BFCMn3 register	to the CM0n3 register is as follows.			
		BFTE3		TM0n operation mode	BFCMn3 → CM0n3 transfer timing			
		0	All	modes	Don't transfer			
		1		VM mode 0 (symmetric angular wave)	INTTM0n			
		1		VM mode 1 (asymmetric angular wave)	INTTM0n			
		1	PV	VM mode 2 (sawtooth wave)	INTCM0n3			
				B bit = 1, the value of the BFC upon occurrence of an INTTM	Mn3 register is transferred to the 0n or INTCM0n3 interrupt.			
3	BFTEN	Specifies tra registers. 0: Trans 1: Trans	fer di	sabled	CMn2 registers to CM0n0 to CM0n2			
		BFTEN		TM0n operation mode	BFCMn0 to BFCMn2 \rightarrow CM0n0 to CM0n2 transfer timing			
		0	All	modes	Don't transfer			
		1		VM mode 0 (symmetric angular wave)	INTTM0n			
		1		VM mode 1 (asymmetric angular wave)	INTTM0n, INTCM0n3			
		1	P٧	VM mode 2 (sawtooth wave)	INTCM0n3			
			to the	e CM0n0 to CM0n2 registers u	CMn0 to BFCMn2 registers are upon occurrence of an INTTM0n or			
2	MBFTE	bits, specifi occurrence	 hen culling of INTTMOn and INTCMOn3 interrupts is set with the CUL02 to CUL s, specifies whether enable or disable the BFTE3 and BFTEN bit settings upor currence of an interrupt for culling. 0: Disable the set values of BFTE3, BFTEN bits upon occurrence of a cu interrupt 1: Enable the set values of BFTE3, BFTEN bits upon occurrence of a cu interrupt 					
		interi 1: Enat interi	rupt ble th rupt	e set values of BFTE3, BFT				
		intern 1: Enab intern The vario	rupt ole the rupt ous co	e set values of BFTE3, BFT	EN bits upon occurrence of a culli			
		interi 1: Enat interi	rupt ole the rupt ous co	e set values of BFTE3, BFT ombinations are as follows. Operation upon occu				
		intern 1: Enab intern The vario	rupt ole the rupt ous co	e set values of BFTE3, BFT	EN bits upon occurrence of a culli			
		intern 1: Enab intern The vario MBFT	rupt ole th rupt ous co E	e set values of BFTE3, BFT ombinations are as follows. Operation upon occu 0 BFCMn0 to BFCMn2 → CM0n0 to CM0n2 transfer	EN bits upon occurrence of a culli rrence of interrupt for culling 1 BFCMn0 to BFCMn2 → CM0n0			
		intern 1: Enab intern The vario MBFT	rupt ble th rupt Dus co E	e set values of BFTE3, BFT ombinations are as follows. Operation upon occu 0 BFCMn0 to BFCMn2 → CM0n0 to CM0n2 transfer disabled BFCMn0 to BFCMn2 → CM0n0 to CM0n2 transfer	EN bits upon occurrence of a culli rrence of interrupt for culling 1 BFCMn0 to BFCMn2 → CM0n0 to CM0n2 transfer disabled BFCMn0 to BFCMn2 → CM0n0			

(4/4)

Bit position	Bit name				Functi	on						
1, 0	MOD01, MOD00	Specifies t	Specifies the operation mode of TM0n.									
		MOD 01	MOD 00	Operation mode	TM0n operation	Timer clear source	BFCMn3 → CM0n3 timing	BFCMn0 to BFCMn2 → CM0n0 to CM0n2 timing				
		0	0	PWM mode 0 (symmetric triangular wave)	Up/down	_	INTTM0n	INTTM0n				
		0	1	PWM mode 1 (asymmetric triangular wave)	Up/down	_	INTTM0n	INTTM0n, INTCM0n3				
		1	0	PWM mode 2 (sawtooth wave)	Up	INTCM0n3	INTCM0n3	INTCM0n3				
		1	1	Setting prohibited	1							
			•	ng the value of th En bit = 1) is proh		MOD00 bits d	uring TM0n o	peration				
Remark n	= 0 1	1										

Figure 9-4. Specification of INTTM0n Interrupt During PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave) (MOD01, MOD00 Bits of TMC0n Register = 0n)





Figure 9-5. Interrupt Culling Processing






Figure 9-6. Interrupt Culling Ratio Change Timing (Relationship Between STINTn Bit Setting and CUL Bit Change): PWM Mode 1 (Asymmetric Triangular Wave)

(3) Timer unit control registers 00, 01 (TUC00, TUC01)

TUC0n register is an 8-bit register that controls TO0n0 to TO0n5 outputs. TUC0n can be read/written in 8-bit or 1-bit units. However, bit 0 is read-only.

	7	6	5	4	3	2	<1>	<0>	Address	Initial value
тисоо [0	0	0	0	0	0	TORS0	TOSTA0	FFFF57CH	01H
	7	6	5	4	3	2	<1>	<0>	Address	Initial value
ТUC01	0	0	0	0	0	0	TORS1	TOSTA1	FFFF5BCH	01H
Bit pos	sition	Bit nam	e				Functio	n		
1		TORSn	inp	ut.			pin output t		ibly stopped by	ESOn pin
0		TOSTAn		2. 3.	TOEDG1 I not releas bit while t is inactive The value If the edge bit = 0 or by writing (TOSTAn After rese output of	I is set fo bit = 1, TC ed (TOST he output of the output of the TC e is set fo 1), the ou 1"1" to th bit = 1). t, be sure TO0n0 to	DEDG0 bit = TAn bit = 1) t is disabled but disabled DRSn bit is or the ESOn tput disable e TORSn b t to write "1 TO0n5. "0	pin input le even if "1" d (TOSTAn d state is re held. pin input (ed state is r it while the " to the TO	evel (TOMR reg e output disabl is written to th bit = 1). If the eleased (TOST TOEDG1 bit = released (TOST output is disa RSn bit prior then the TORS)	ed state is ne TORSn input level An bit = 0). 0, TOEDG0 (An bit = 0) bled o starting

(4) Timer output mode registers 0, 1 (TOMR0, TOMR1)

The TOMRn register controls timer output from the TO0n0 to TO0n5 pins.

To prevent abnormal output from pins TO0n0 to TO0n5 due to illegal access, data write to the TOMRn register consists of the following two sequences.

- (a) Write access to the TOMR write enable register (SPECn), followed by
- (b) Write access to the TOMRn register

Write is not enabled hardware-wise unless the these two sequences are implemented. TOMRn can be read/written in 8-bit units.


- Caution When interrupt requests are generated during write access to the TOMRn register (after write access to the SPECn register and prior to write to the TOMRn register), write processing to the TOMRn register may not be performed normally if access to other addresses is performed using the internal bus during servicing of these interrupts. Add one of the following processing items during the TOMRn register write routine.
 - Prior to write access to the TOMRn register, disable acknowledge of all interrupts of CPU.
 - Following write access to the TOMRn register, check that write was performed normally.

										(
	7	6	5	4	3	2	1	0	Address	Initial value
TOMR0	ALVTO	ALVUB	ALVVB	ALVWB	TOSP	0	TOEDG1	TOEDG0	FFFF57DH	00H
	7	6	5	4	3	2	1	0	Address	Initial value
TOMR1	ALVTO	ALVUB	ALVVB	ALVWB	TOSP	0	TOEDG1	TOEDG0	FFFF5BDH	00H
Bit position Bit name Function										
1: Active level is high level Caution Changing the ALVTO bit during TM0n operation (TM0CEn prohibited.								in = 1) is		
	6	ALVUB		0: Inverte 1: Active When the A TO0n0.	ed level of a level set by LVUB bit =	active lev y ALVTO 1, the ou	tput level of	the TO0n1	output is the sar eration (TM0CE	
					prohibited					

(2/2)

	Bit name			Function					
5	ALVVB	1: Active leve When the ALVV TO0n2. Caution Char	evel of active el set by ALV /B bit = 1, the nging the AL	level set by ALVTO bit					
4	ALVWB	prohibited. Specifies the output level of the TO0n5 pin. 0: Inverted level of active level set by ALVTO bit 1: Active level set by ALVTO bit When the ALVWB bit = 1, the output level of the TO0n5 output is the same as TO0n4.							
			VWB bit during TM0n operation (TM0CEn = 1) is						
3	TOSP	prohibited. Controls TO0n0 to TO0n5 pin output stop through ESOn pin input. 0: Enables ESOn pin input 1: Disables ESOn pin input Cautions 1. The output stop status can be released by writing "1" to the TORSn bit of the TUC0n register. The operation continues even if output is prohibited for all timers and counters. 2. Before changing the ESOn pin input status from disable to enable (changing TOSP bit from 1 to 0), write "1" to the TORSn bit of the TUC0n register.							
		-	UC0n regist	er to reset the ESOn pin input status.					
1, 0	TOEDG1, TOEDG0	T These bits select	ct the valid ed						
1, 0		T These bits select	ct the valid ed	er to reset the ESOn pin input status. Ige or level when setting forcible stop of TO0n0 to					
1, 0		These bits select TO0n5 output th	ct the valid ed nrough ESOn	er to reset the ESOn pin input status. dge or level when setting forcible stop of TO0n0 to pin input with the TOSP bit.					
1, 0		These bits select TO0n5 output th TOEDG1	t the valid economy of the transformed economy of transformed economy of the transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy of transformed economy occo	er to reset the ESOn pin input status. Ige or level when setting forcible stop of TO0n0 to pin input with the TOSP bit. Operation					
1, 0		These bits select TO0n5 output th TOEDG1 0	t the valid ec nrough ESOn TOEDG0	er to reset the ESOn pin input status. dge or level when setting forcible stop of TO0n0 to pin input with the TOSP bit. Operation Rising edge					
1, 0		These bits select TO0n5 output th TOEDG1 0 0	t the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the valid economy of the val	er to reset the ESOn pin input status. dge or level when setting forcible stop of TO0n0 to pin input with the TOSP bit. Operation Rising edge Falling edge					

Examples of the output waveforms of TO000 and TO001 when the higher 4 bits (ALVTO, ALVUB, ALVVB, and ALVWB) of the TOMRn register are set in PWM mode 0 (symmetric triangular waves) are shown below.







Figure 9-8. Output Waveforms of TO000 and TO001 in PWM Mode 0 (Symmetric Triangular Waves) (With Dead Time (TM0CED0 Bit = 0))



Data setting to timer output mode registers 0, 1 (TOMR0, TOMR1) is done in the following sequence.

- <1> Prepare the data to be set to timer output mode registers 0, 1 (TOMR0, TOMR1) in a general-purpose register.
- <2> Write data to the TOMR write enable registers 0, 1 (SEPC0, SPEC1).
- <3> Set timer output mode registers 0, 1 (TOMR0, TOMR1) (performed with the following instructions).
 - Store instruction (ST/SST instructions)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instructions)

[Description example] <1> MOV 0x04, r10 <2> ST.B r10, SPECn [r0] <3> ST.B r10, TOMRn [r0]

Remark n = 0, 1

To read the TOMRn register, no special sequence is required.

- Cautions 1. Disable interrupts between SPECn issue (<2>) and TOMRn register write that immediately follows (<3>).
 - 2. The data written to the SPECn register is dummy data; use the same register as the generalpurpose register used to set the TOMRn register (<3> in the above example) for SPECn register write (<2> in the above example). The same applies when using a general-purpose register for addressing.
 - 3. Do not write to the SPECn register or TOMRn register via DMA transfer.

(5) PWM output enable registers 0, 1 (POER0, POER1)

The POERn register is used to make the external pulse output (TO0n0 to TO0n5) status inactive by software. POERn can be read/written in 8-bit or 1-bit units.

	7	6	<5>	<4>	<3>	<2>	<1>	<0>	Address	Initial value			
POER0	0	0	OE210	OE200	OE110	OE100	OE010	OE000	FFFF57FH	00H			
POER1	7	6	<5> OE211	<4> OE201	<3> OE111	<2> OE101	<1> OE011	<0> OE001	Address FFFF5BFH	Initial value 00H			
L			1										
Bit po	sition	Bit na	me	Function									
5	5	OE21n	S	 Specifies output status of TO0n5 pin. 0: TO0n5 output status is high impedance. 1: TO0n5 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 									
2	1	OE20n	S	 Specifies output status of TO0n4 pin. 0: TO0n4 output status is high impedance. 1: TO0n4 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 									
	3	OE11n	S	 Specifies output status of TO0n3 pin. 0: TO0n3 output status is high impedance. 1: TO0n3 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 									
2	2	OE10n	5	 Specifies output status of TO0n2 pin. 0: TO0n2 output status is high impedance. 1: TO0n2 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 									
1	1	OE01n	5	 Specifies output status of TO0n1 pin. 0: TO0n1 output status is high impedance. 1: TO0n1 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 									
()	OE00n	S	 Specifies output status of TO0n0 pin. 0: TO0n0 output status is high impedance. 1: TO0n0 output status is controlled by TM0CEn bit of TMC0n register and TORTOn bit of PSTOn register and ESOn pin. 									

(6) PWM software timing output registers 0, 1 (PSTO0, PSTO1)

The PSTOn register is used to perform settings to output the desired waveforms to the external pulse output pins (TO0n0 to TO0n5) by software.

PSTOn can be read/written in 8-bit or 1-bit units.

Cautions 1. When the value of the TORTOn bit has been changed from 0 to 1 during timer output (setting changed to software output), the timing is delayed by the dead-time portion when the output level differs from the timer output signal during output due to the settings of the UPORTn, VPORTn, and WPORTn bits. When the output level is the same as the timer output signal during output due to the

settings of the UPORTn, VPORTn, and WPORTn bits, output is performed maintaining the same output level.

 If software output is enabled (TORTOn bit = 1), the INTTM0n and INTCM0n3 interrupts and TO0n0 to TO0n5 output statuses are as follows during TM0n operation (TM0CEn bit = 1).

INTTM0n and INTCM0n3 interrupts:Continue occurring at each timing in accordance
with timer and compare operations.TO0n0 to TO0n5 outputs:Software output has priority.

- If the TORTOn bit is changed from 1 to 0 during TM0n operation (TM0CEn bit = 1), the software output state is retained for the TO0n0 to TO0n5 outputs until one of the set/reset condition of the flip-flop for the TO0n0 to TO0n5 outputs shown in (a) below is generated.
 - (a) Set/reset conditions of flip-flop for TO0n0 to TO0n5 outputs

	Output Status	Operation Mode	Conditions
Set	Timer output	Triangular wave mode (PWM mode 0, 1)	Compare match while TM0n is counting up
		Sawtooth wave mode (PWM mode 2)	Match between TM0n and CM0n3 registers
	Software output	_	Set (to 1) UPORTn, VPORTn, and WPORTn bits
Reset	Timer output	Triangular wave mode (PWM mode 0, 1)	Compare match while TM0n is counting down
		Sawtooth wave mode (PWM mode 2)	Compare match with TM0n
	Software output	_	Clear (to 0) UPORTn, VPORTn, and WPORTn bits

Remark n = 0, 1

4. If the same value is written to the UPORTn (VPORTn, WPORTn) bit when TORTOn = 1, the TO0n0 and TO0n1 outputs (TO0n2 and TO0n3, TO0n4 and TO0n5) are not changed.

г	<7>	6	5	4	3	<2>	<1>	<0>	Address	Initial value			
STO0	TORTO0	0	0	0	0	UPORT0	VPORT0	WPORT0	FFFF57EH	00H			
	<7>	6	5	4	3	<2>	<1>	<0>	Address	Initial value			
STO1	TORTO1	0	0	0	0	UPORT1	VPORT1	WPORT1	FFFF5BEH	00H			
Bit pr	osition	Bit na	me				Funct	ion					
7 TORTOn				Specifies TO0n0 to TO0n5 output control. 0: Timer output 1: Software output The change of the TO0n0 to TO0n5 signals during software output occurs when the TORTOn bit is set (to 1) and a value is written to the UPORTn, VPORTn, and WPORTn bits. A dead-time timer can also be used.									
:	2	UPORTn		Specifies the TO0n0 (U phase)/TO0n1 (U phase) pin output value.									
				UPORTn		Operation							
				0	TO0n0	Inverted I	evel of AL\	/TO bit setti	ng				
					TO0n1	When AL	VUB = 0	Level o	f ALVTO bit set	tting			
						When AL	VUB = 1	Inverte	d level of ALVT	O bit setting			
					1 TO0n0 Level of ALVTO bit setting								
					TO0n1	When AL	VUB = 0	Inverte	d level of ALVT	O bit setting			
						When AL	VUB = 1	Level o	f ALVTO bit set	tting			
	1	VPORTn		Caution If the UPORTn bit setting value is changed when TORTOn = 1, the dead-time setting becomes valid for the TO0n0/TO0n1 output signal in the same way as during normal timer operation. Specifies the TO0n2 (V phase)/TO0n3 (V phase) pin output value.									
				VPORTn Operation									
				0 TO0n2 Inverted level of ALVTO bit setting									
				0	TO0n2	When AL			of ALVTO bit se	ottina			
					100110	When AL	-		ed level of ALV1				
				1	TO0n2		Level of ALVTO bit setting						
					TO0n3	When AL			ed level of ALV	O bit setting			
						When ALVVB = 1 Level of ALVTO bit setting							
							-	-	when TORTO 00n2/TO0n3 ou				

ALVTO bit: Bit 7 of the TOMRn register

ALVUB bit: Bit 6 of the TOMRn register

ALVVB bit: Bit 5 of the TOMRn register

(1/2)


(2/2)

Bit position	Bit name			Functio	วท						
0	WPORTn	VPORTn Specifies the TO0n4 (W phase)/TO0n5 (W phase) pin output value.									
		WPORTn		С	Operation						
		0	TO0n4	Inverted level of ALV	TO bit setting						
			TO0n5	When ALVWB = 0	Level of ALVTO bit setting						
				When ALVWB = 1	Inverted level of ALVTO bit setting						
		1	TO0n4	Level of ALVTO bit se	etting						
			TO0n5	When ALVWB = 0	Inverted level of ALVTO bit setting						
				When ALVWB = 1	Level of ALVTO bit setting						
		Caution If the WPORTn bit setting value is changed when TORTOn = 1, the dead-time setting becomes valid for the TO0n4/TO0n5 output sign in the same way as during normal timer operation.									
	0, 1 /TO bit: Bit 7 of t /WB bit: Bit 4 of t		-								

The TO0n0 to TO0n5 pins can be set to timer output by a match between TM0n and the compare register or to software output using the PSTOn register (TORTOn bit = 1). Software output has the priority over timer output.

Consequently, when the setting changes from TM0CEn = 1 (timer operation enabled), TORTOn = 1 (software output enabled) to TM0CEn = 1 (timer operation enabled), TORTOn = 0 (software output disabled), the TO0n0 to TO0n5 pins continue to perform software output until the occurrence of the first F/F set/reset due to a match between TM0n and the compare register after the TORTOn bit setting changes.


The relationship between the settings of the TORTOn and TM0CEn bits when ALVTO = 1 and the output of TO0n0 (positive phase side) is shown on the following pages (the negative phase side (TO0n1, TO0n3, and TO0n5) is dependent on the ALVUB, ALVVB, and ALVWB bits, so refer to the explanations of each of these bits).





If the setting of the TORTOn bit changes from 1 to 0 while the UPORTn bit is set to 1 in the P1 period in Figure 9-9 above, the F/F continues to hold the TORTOn bit setting of "1" until the T1 timing.

However, because the F/F is reset at the T1 timing (by a compare match of TM0n during down counting), the TO0n0 output changes from 1 to 0.





If the setting of the TORTOn bit changes from 1 to 0 while the UPORTn bit is set to 0 in the P1 period in Figure 9-10 above, the F/F continues to hold the TORTOn bit setting of "0" until the T2 timing.

However, because the F/F is set at the T2 timing (by a compare match of TM0n during up counting), the TO0n0 output changes from 1 to 0.

Note that TO0n0 to TO0n5 output will stop if the TORTOn bit setting is changed from 1 to 0 while the TM0CEn bit is 0.






Figure 9-11. When UPORTn = 0 Is Set Immediately Before TORTOn = 1

If the setting of the TORTOn bit changes from 0 to 1 while the UPORTn bit is set to 0 during TM0n operation (TM0CEn = 1), the TO0n0 output changes from 1 to 0 because the F/F is reset at the T3 timing.

Examples of the software output waveforms of TO000 and TO001 based on the settings of the TORTOn, UPORTn, VPORTn, and WPORTn bits are shown on the following pages.














The following table shows the output status of external pulse output (in the case of TO0n0).

Table 9-2. Output Status of External Pulse Output (In Case of TO0n0)

OE00n Bit	TORTOn, UPORTn Bits	TM0CEn Bit	TO0n0
0	0/1	0/1	High impedance
1	0	0	High impedance
		1	Timer output
	1	0/1	Output by UPORTn bit

Remarks 1.OE00n bit: Bit 0 of POERn registerTORTOn bit: Bit 7 of PSTOn registerUPORTn bit: Bit 2 of PSTOn registerTM0CEn bit: Bit 15 of TMC0n register

2. n = 0, 1

(7) TOMR write enable registers 0, 1 (SPEC0, SPEC1)

The SPECn register enables write to the TOMRn register. Unless write to the TOMRn register is performed following immediately after write to the SPECn register (any data can be written), write processing to the TOMRn register is not performed normally. Normally, 0000H is read. The SPECn register can be read/written in 16-bit units.

Remark n = 0, 1

SPEC0	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFF580H	0000H
SPEC1	15 0	14 0	13 0	12 0	11 0	10 0	9 0	8 0	7 0	6 0	5 0	4	3 0	2 0	1 0	0	Address FFFF5C0H	Initial value 0000H

9.1.5 Operation

Remarks 1. In the description of the operation in 9.1.5, it is assumed that each bit that affects the output of TO0n0 to TO0n5 is set as follows.

ALVTO = 1, ALVUB = 0, ALVVB = 0, ALVWB = 0, TORTOn = 0

2. F/F mentioned in 9.1.5 is a flip-flop that controls output of the TO0n0 to TO0n5 pins.

(1) Basic operation

Timer 0 (TM0n) is a 16-bit interval timer that operates as an up/down timer or as an up timer. The cycle is controlled by compare register 0n3 (CM0n3) (n = 0, 1).

All TM0n bits are cleared (0) by RESET input and count operation is stopped.

Count operation enable/disable is controlled by the TM0CEn bit of timer control register 0n (TMC0n). The count operation is started by setting the TM0CEn bit to 1 by software. Resetting the TM0CEn bit to 0 clears TM0n and stops the count operation.

When the value of compare register 0n3 (CM0n3) set beforehand and the value of the TM0n counter match, a match interrupt (INTCM0n3) is generated.

The count clock to TM0n can be selected from among 6 internal clocks with the TMC0n register. If the TM0n has been set as an up/down timer, an underflow interrupt (INTTM0n) is generated when TM0n becomes 0000H during down counting.

The TM0n has the following three operation modes, which are selected with timer control register 0n (TMC0n).

- PWM mode 0: Triangular wave modulation (Right-left symmetric waveform control)
- PWM mode 1: Triangular wave modulation (Right-left asymmetric waveform control)
- PWM mode 2: Sawtooth wave modulation control

TMC0n	Register	Operation Mode	TM0n	Timer Clear	Interrupt	$\text{BFCMn3} \rightarrow$	BFCMn0 to	
MOD01	MOD00		Operation	Source	Source	CM0n3 Timing	BFCMn2→ CM0n0 to CM0n2 Timing	
0	0	PWM mode 0 (symmetric triangular wave)	Up/down	_	INTTM0n INTCM0n3	INTTM0n	INTTM0n	
0	1	PWM mode 1 (asymmetric triangular wave)	Up/down	_	INTTM0n INTCM0n3	INTTM0n	INTTM0n INTCM0n3	
1	0	PWM mode 2 (sawtooth wave)	Up	INTCM0n3	INTCM0n3	INTCM0n3	INTCM0n3	
1	1	Setting prohibited					•	

Table 9-3. Timer 0 (TM0n) Operation Modes

Caution Changing bits MOD01, MOD00 during TM0n operation (TM0CEn = 1) is prohibited.

Remark n = 0, 1

The various operation modes are described below.

(2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)

[Setting procedure]

- (a) Set PWM mode 0 (symmetric triangular wave) with bits MOD01 and MOD00 of the TMC0n register. Also set the active level of pins TO0n0 to TO0n5 with the ALVTO bit of the TOMRn register (n = 0, 1).
- (b) Set the count clock of TM0n with bits PRM02 to PRM00 of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set with bit BFTE3, and the transfer operation from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 is set with bit BFTEN.
- (c) Set the initial values.
 - (i) Specify the interrupt culling ratio with bits CUL02 to CUL00 of the TMC0n register.
 - (ii) Set the half-cycle width of the PWM cycle in BFCMn3.
 - PWM cycle = BFCMn3 value × 2 × TM0n count clock (The TM0n count clock is set with the TMC0n register.)
 - (iii) Set the dead-time width in DTRRn.
 - Dead-time width = (DTRRn + 1)/fcLk
 fcLk: Base clock
 - (iv) Set the set/reset timing of the F/F used in the PWM cycle in BFCMn0 to BFCMn2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn = 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Cautions 1. Setting CM0n3 to 0000H is prohibited.

- Setting BFCMnx > BFCMn3 is prohibited when the TM0CEn bit of the TMC0n register = 0 because output of the TO0n0 to TO0n5 pins is inverted from the setting (x = 0 to 2). In addition, setting BFCMnx > BFCMn3 is also prohibited when the TM0CEn bit of the TMC0n register = 1 and the CM0nx register = 0.
- **Remark** The TM0CEn bit of the TMC0n register indicates transfer operation under the following conditions.
 - When TM0CEn bit of TMC0n register is 0 Transfer to the CM0n0 to CM0n2 registers is performed at the next base clock (fcLk) after writing to registers BFCMn0 to BFCMn2.
 - When TM0CEn bit of TMC0n register is 1
 The value of the BFCMn0 to BFCMn2 registers is transferred to the CM0n0 to CM0n2 registers
 upon occurrence of the INTTM0n interrupt. Transfer enable/disable at this time is controlled by
 bit BFTEN of the TMC0n register.

[Operation]

In PWM mode 0, TM0n performs up/down count operation. When TM0n = 0000H during down counting, an underflow interrupt (INTTM0n) is generated, and when TM0n = CM0n3 during up counting, a match interrupt (INTCM0n3) is generated (n = 0, 1).

Switching from up counting to down counting is performed when TM0n and CM0n3 match (INTCM0n3), and switching from down counting to up counting is performed when TM0n underflow occurs after TM0n becomes 0000H.

The PWM cycle in this mode is (BFCMn3 value $\times 2 \times$ TM0n count clock). Concerning setting of data to BFCMn3, the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTTM0n interrupt. Furthermore, calculation is performed by software processing started by INTTM0n, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists in setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTTM0n interrupt. Furthermore, software processing is started up and calculation performed, and set/reset timing of the F/F for the next cycle is set to BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: CM0n0 to CM0n2 match detection during TM0n up-count operation
- Reset: CM0n0 to CM0n2 match detection during TM0n down-count operation

In this mode, the F/F set/reset timing is performed in the same timing (right-left symmetric control). The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and down counting is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width (dead time) at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap.

In this way, software processing is started by an interrupt (INTTM0n) that occurs once during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used in the next cycle, it is possible to automatically output a PWM waveform to TO0n0 to TO0n5 pins taking into consideration the dead-time width (in case of interrupt culling ratio of 1/1).

[Output waveform width in respect to set value]

- PWM cycle = BFCMn3 × 2 × TTM0n
- Dead-time width TDnm = (DTRRn + 1)/fcLK
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins)
 - = { (CM0n3 CM0nXup) + (CM0n3 CM0nXdown) } × TTM0n TDnm
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)

= $(CMOnX_{down} + CMOnX_{up}) \times T_{TMOn} - T_{Dnm}$

• In this mode, CM0nX_{up} = CM0nX_{down} (However, within the same PWM cycle).

Since CM0nX_{up} and CM0nX_{down} in the negative phase formula are prepared in a separate PWM cycle, CM0nX_{up} \neq CM0nX_{down}.

 fcLк:
 Base clock

 Tтмол:
 TM0n count clock

 CM0nXup:
 Set value of CM0n0 to CM0n2 while TM0n is counting up

 CM0nXdown:
 Set value of CM0n0 to CM0n2 while TM0n is counting down

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

 TO0n0, TO0n2, TO0n4... When low active → High level When high active → Low level
 TO0n1, TO0n3, TO0n5... When low active → Low level When high active → High level

The active level is set with the ALVTO bit of the TOMRn register. The default is low active.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remark m = 0 to 2 n = 0, 1






Figure 9-15. Operation Timing in PWM Mode 0 (Symmetric Triangular Wave)

- **3.** x = 0 to 2
- 4. t: Dead time = (DTRRn + 1)/fclk (fclk: Base clock)
- 5. To not use dead time, set the TM0CEDn bit of the TMC0n register to 1.
- 6. The above figure shows an active high case.









Next, an example of the operation timing, which depends on the values set to CM0n0 to CM0n2 (BFCMn0 to BFCMn2) is shown.

(a) When CM0nx (BFCMnx) \geq CM0n3 is set







When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. Furthermore, if CM0nx = CM0n3 is set, matching of TM0n and CM0nx is detected during down counting by TM0n, so that the F/F remains reset as is, and does not get set.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When CM0nx (BFCMnx) = 0000H is set





Since TMOn = CMOnx = 0000H match is detected during up counting by TMOn, the F/F is just set and does not get reset. Even when the setting value is 0000H, F/F is changed in the cycle during which transfer is performed from BFCMnx to CMOnx similarly to when the setting value is other than 0000H. Figure 9-19 shows the change timing from the 100% duty state.




Figure 9-19. Change Timing from 100% Duty State (PWM Mode 0)

(3) PWM mode 1: Triangular wave modulation (right-left asymmetric waveform control)

[Setting procedure]

- (a) Set PWM mode 1 (asymmetric triangular wave) with bits MOD01 and MOD00 of the TMC0n register.
 Also set the active level of pins TO0n0 to TO0n5 with the ALVTO bit of the TOMRn register (n = 0, 1).
- (b) Set the count clock of TM0n with bits PRM02 to PRM00 of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set with bit BFTE3, and the transfer operation from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 is set with bit BFTEN.
- (c) Set the initial values.
 - (i) Specify the interrupt culling ratio with bits CUL02 to CUL00 of the TMC0n register.
 - (ii) Set the half-cycle width of the PWM cycle in BFCMn3.
 - PWM cycle = BFCMn3 value × 2 × TM0n count clock (The TM0n count clock is set with the TMC0n register.)
 - (iii) Set the dead-time width in DTRRn.
 - Dead-time width = (DTRRn + 1)/fcLK fcLK: Base clock
 - (iv) Set the set timing of the F/F used in the PWM cycle in BFCMn0 to BFCMn2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn = 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Caution Setting CM0n3 to 0000H is prohibited.

Remark The TM0CEn bit of the TMC0n register indicates transfer operation under the following conditions.

- When TM0CEn bit of TMC0n register is 0 Transfer to the CM0n0 to CM0n2 registers is performed at the next base clock (fcLK) after writing to registers BFCMn0 to BFCMn2.
- When TM0CEn bit of TMC0n register is 1
 The value of the BFCMn0 to BFCMn2 registers is transferred to the CM0n0 to CM0n2 registers
 upon occurrence of the INTTM0n or INTCM0n3 interrupt. Transfer enable/disable at this time is
 controlled by bit BFTEN of the TMC0n register.

[Operation]

In PWM mode 1, TM0n performs up/down count operation. When TM0n = 0000H during down counting, an underflow interrupt (INTTM0n) is generated, and when TM0n = CM0n3 during up counting, a match interrupt (INTCM0n3) is generated (n = 0, 1).

Switching from up counting to down counting is performed when TM0n and CM0n3 match (INTCM0n3), and switching from down counting to up counting is performed by INTTM0n.

The PWM cycle in this mode is (BFCMn3 value $\times 2 \times$ TM0n count clock). Concerning setting of data to BFCMn3, the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTTM0n interrupt. Furthermore, calculation is performed by software processing started by INTTM0n, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists in setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTTM0n and INTCM0n3 (TM0n and CM0n3 match interrupts). Furthermore, software processing is started up and calculation performed, and the set/reset timing of the F/F after a half cycle is set in BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: CM0n0 to CM0n2 match detection during TM0n up-count operation
- Reset: CM0n0 to CM0n2 match detection during TM0n down-count operation

The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and down counting is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width (dead time) at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap.

In this way, software processing is started by two interrupts (INTTM0n and INTCM0n3) that occur during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used after a half cycle, it is possible to automatically output a PWM waveform to TO0n0 to TO0n5 pins taking into consideration the dead-time width (in case of interrupt culling ratio of 1/1).

The difference between right-left symmetric waveform control and control in this mode (right-left asymmetric waveform control) is that BFCMn0 to BFCMn2 are transferred to CM0n0 to CM0n2, and that the interrupt signals that start software processing consist just of INTTM0n (generated once per PWM cycle) in the case of right-left symmetric waveform control, and INTTM0n and INTCM0n3 (generated twice per PWM cycle, or once per half cycle) in the case of right-left asymmetric waveform control.

[Output waveform width in respect to set value]

- PWM cycle = BFCMn3 × 2 × TTM0n
- Dead-time width TDnm = (DTRRn + 1)/fcLK
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins)
 - = { $(CM0n3 CM0nX_{up}) + (CM0n3 CM0nX_{down})$ } × TTM0n TDnm
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)

= $(CMOnX_{down} + CMOnX_{up}) \times T_{TMOn} - T_{Dnm}$

fcLk:Base clockTTMOn:TMOn count clockCMOnXup:Set value of CMOn0 to CMOn2 while TMOn is counting upCMOnXdown:Set value of CMOn0 to CMOn2 while TMOn is counting down


The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

• TO0n0, TO0n2, TO0n4	When low active \rightarrow High level
	When high active \rightarrow Low level
• TO0n1, TO0n3, TO0n5	When low active \rightarrow Low level
	When high active \rightarrow High level

The active level is set with the ALVTO bit of the TOMRn register. The default is low active.


Caution If a value such that the positive phase or negative phase active width is "0" or a negative value in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".


Remark m = 0 to 2 n = 0, 1





- 5. To not use dead time, set the TM0CEDn bit of the TMC0n register to 1.
- **6.** The above figure shows an active high case.







(a) When BFCMnx \geq CM0n3 is set in software processing started by INTCM0n3




Figure 9-22. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx ≥ CM0n3)

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control. Furthermore, if CM0nx = CM0n3 is set, matching of TM0n and CM0nx is detected during down counting by TM0n, so that the F/F remains reset as is, and does not get set.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(b) When BFCMnx > CM0n3 is set in software processing started by INTTM0n




Figure 9-23. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx > CM0n3)

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

Figure 9-24 shows the change timing from the 100% duty state.




Figure 9-24. Change Timing from 100% Duty State (PWM Mode 1)

(c) When BFCMnx = 0000H is set in software processing started by INTCM0n3





Figure 9-25. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (1)

Since TMOn = CMOnx = 0000H match is detected during up counting by TMOn, the F/F is just set and does not get reset. Moreover, the F/F gets set upon match detection in the cycle when 0000H is transferred to CMOnx by INTTMOn interrupt.

Figure 9-26 shows the change timing from the 100% duty state.





(d) When BFCMnx = 0000H is set in software processing started by INTTM0n




Figure 9-27. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = 0000H) (2)

Since TM0n = CM0nx = 0000H match is detected during up counting by TM0n, the F/F is just set and does not get reset. Therefore, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same. Figure 9-28 shows the change timing from the 100% duty state.




Figure 9-28. Change Timing from 100% Duty State (2) (PWM Mode 1)

(e) When BFCMnx = CM0n3 is set in software processing started by INTTM0n




Figure 9-29. Operation Timing in PWM Mode 1 (Asymmetric Triangular Wave, BFCMnx = CM0n3)

Since TM0n and CM0nx match is detected during count down of TM0n when BFCMnx = CM0n3 has been set, the F/F remains reset as is and does not get set. Therefore, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a low level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a high level. Moreover, the timing of matching with TM0n with CM0nx = CM0n3 is the cycle when transfer is performed from BFCMnx to CM0nx by INTCM0n3.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.

(4) PWM mode 2: Sawtooth wave modulation

[Setting procedure]

- (a) Set PWM mode 2 (sawtooth wave) with bits MOD01 and MOD00 of the TMC0n register. Also set the active level of pins TO0n0 to TO0n5 with the ALVTO bit of the TOMRn register.
- (b) Set the count clock of TM0n with bits PRM02 to PRM00 of the TMC0n register. The transfer operation from BFCMn3 to CM0n3 is set with bit BFTE3, and the transfer operation from BFCMn0 to BFCMn2 to CM0n0 to CM0n2 is set with bit BFTEN.
- (c) Set the initial values.
 - (i) Specify the interrupt culling ratio with bits CUL02 to CUL00 of the TMC0n register.
 - (ii) Set the cycle width of the PWM cycle in BFCMn3.
 - PWM cycle = (BFCMn3 value + 1) × TM0n count clock (The TM0n count clock is set with the TMC0n register.)
 - (iii) Set the dead-time width in DTRRn.
 - Dead-time width = (DTRRn + 1)/fcLk fcLk: Base clock
 - (iv) Set the set/reset timing of the F/F used in the PWM cycle in BFCM0n0 to BFCM0n2.
- (d) Clear (0) the TM0CEDn bit of the TMC0n register to enable dead-time timer operation. Set TM0CEDn = 1 when not using dead time.
- (e) Setting (1) the TM0CEn bit of the TMC0n register starts TM0n counting, and a 6-channel PWM signal is output from pins TO0n0 to TO0n5.

Caution Setting CM0n3 to 0000H is prohibited.

[Operation]

In PWM mode 2, TM0n performs up-count operation, and when it matches the value of CM0n3, match interrupt INTCM0n3 is generated and TM0n is cleared (n = 0, 1).

The PWM cycle in this mode is ((BFCMn3 value + 1) \times TM0n count clock). Concerning setting of data to CM0n3, the next PWM cycle width is set to BFCMn3.

The data of BFCMn3 is automatically transferred by hardware to CM0n3 upon generation of the INTCM0n3 interrupt. Furthermore, calculation is performed by software processing started by INTCM0n3, and the data for the next cycle is set to BFCMn3.

Data setting to CM0n0 to CM0n2, which control the PWM duty, is explained next.

Setting of data to CM0n0 to CM0n2 consists in setting the duty output from BFCMn0 to BFCMn2.

The values of BFCMn0 to BFCMn2 are automatically transferred by hardware to CM0n0 to CM0n2 upon generation of the INTCM0n3 interrupt. Furthermore, software processing is started up and calculation performed, and reset timing of the F/F for the next cycle is set to BFCMn0 to BFCMn2.

The PWM cycle and the PWM duty are set in the above procedure.

The F/F set/reset conditions upon match of CM0n0 to CM0n2 are as follows.

- Set: TM0n and CM0n3 match detection and rising edge of TM0CEn bit of TMC0n register
- Reset: TM0n and CM0n0 to CM0n2 match detection

The values of DTRRn are transferred to the corresponding dead-time timers (DTMn0 to DTMn2) in synchronization with the set/reset timing of the F/F, and down counting is started. DTMn0 to DTMn2 count down to 000H, and stop when they count down further to FFFH.

DTMn0 to DTMn2 can automatically generate a width (dead time) at which the active levels of the positive phase (TO0n0, TO0n2, TO0n4) and negative phase (TO0n1, TO0n3, TO0n5) do not overlap.

In this way, software processing is started by an interrupt (INTCM0n3) that occurs once during every PWM cycle after initial setting has been performed, and by setting the PWM cycle and PWM duty to be used in the next cycle, it is possible to automatically output a PWM waveform to TO0n0 to TO0n5 pins taking into consideration the dead-time width (in case of interrupt culling ratio of 1/1).

[Output waveform width in respect to set value]

- PWM cycle = (BFCMn3 + 1) × TTMOn
- Dead-time width TDnm = (DTRRn + 1)/fcLK
- Active width of positive phase (TO0n0, TO0n2, TO0n4 pins) = (CM0nX + 1) \times T_{TM0n} - T_{Dnm}
- Active width of negative phase (TO0n1, TO0n3, TO0n5 pins)
 - = $(CM0n3 CM0nX) \times T_{TM0n} T_{Dnm}$

fclk:	Base clock
TTM0n:	TM0n count clock
CM0nX:	Set value of CM0n0 to CM0n2

The pin level when the TO0n0 to TO0n5 pins are reset is the high impedance state. When the control mode is selected thereafter, the following levels are output until the TM0n is started.

• TO0n0, TO0n2, TO0n4	When low active \rightarrow High level
	When high active \rightarrow Low level
• TO0n1, TO0n3, TO0n5	When low active \rightarrow Low level
	When high active \rightarrow High level

The active level is set with the ALVTO bit of the TOMRn register. The default is low active.

Caution If a value such that the positive phase or negative phase active width is "0" or a negative value in the above formula, the TO0n0 to TO0n5 pins output a waveform fixed to the inactive level waveform with active width "0".

Remark m = 0 to 2 n = 0, 1





Figure 9-30. Operation Timing in PWM Mode 2 (Sawtooth Wave)

Figure 9-31 shows the overall operation image.





Since the F/F is set at the rising edge of the TM0CEn bit of the TMC0n register in the first cycle, the PWM signal can be output.

(a) When BFCMnx > CM0n3 is set





Figure 9-32. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx > CM0n3)

When a value greater than CM0n3 is set to BFCMnx, the positive phase side (TO0n0, TO0n2, TO0n4 pins) outputs a high level, and the negative phase side (TO0n1, TO0n3, TO0n5 pins) continues to output a low level. Since TM0n and CM0nx match does not occur, the F/F does not get reset. This feature is effective for outputting a low-level or high-level width exceeding the PWM cycle in an application such as inverter control.

The above explanation applies to an active high case. In an active low case, the levels of positive and negative phases are merely inverted and other operations remain the same.


Figure 9-33 shows the change timing from the 100% duty state.





The timing at which the F/F is reset is upon occurrence of match with CM0nx as normal.

(b) When BFCMnx = CM0n3 is set





If match signal INTCM0n3 for TM0n and CM0n3 and the match signal for TM0n and CM0nx conflict, reset of the F/F takes precedence, so that the F/F does not get set following match of CM0nx (= CM0n3) with TM0n.

(c) When BFCMnx = 0000H is set




Figure 9-35. Operation Timing in PWM Mode 2 (Sawtooth Wave, BFCMnx = 0000H)


If CM0nx = 0000H has been set, the output waveform resulting from the TM0n count clock rate and the DTRRn set value differ.

9.1.6 Operation timing

(1) TM0CEn bit write and TM0n timer operation timing

Figure 9-36 shows the timing from write of the TM0CEn bit of the TMC0n register until the TM0n timer starts operating.





(2) Interrupt generation timing

The interrupt generation timing with the count clock setting (PRM02 to PRM00 bits of the TMC0n register) to TM0n in the various modes is described below.

Figure 9-37. Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave)

	(a) When count clock = fc⊥ĸ
CM0n3	0002H
TM0n	X0001Hx0002Hx0001Hx0000Hx0001Hx0002Hx0001Hx0000Hx0001Hx0002Hx0001Hx0000Hx0001Hx0002Hx0001Hx0000Hx0001Hx0002Hx0001Hx0000Hx
fclĸ	
INTCM0n3	
INTTM0n	
	(b) When count clock = fc∟к/4
CM0n3	0002H
TM0n	оооон Х ооо1н Х ооо2н Х ооо1н Х оооон Х
fclk	
INTCM0n3	
INTTM0n	
2.	INTCM0n3 is generated at the next fcLK after detection of TM0n and CM0n3 match. INTTM0n is generated at the next fcLK after detection of TM0n and 0000H match. INTTM0n is generated at the next fcLK after detection of TM0n and 0000H match, even if the count clock is 1/2, 1/8, 1/16, or 1/32.
Remarks 1. 2.	n = 0, 1 fcLk: Base clock




Figure 9-38. Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave)


(3) Relationship between interrupt generation and STINTn bit of TMC0n register


The interrupt generation timing for the setting of the STINTn bit of the TMC0n register and the interrupt culling ratio setting (bits CUL02 to CUL00) in the various modes is described below.

If, to realize the INTTMOn and INTCMOn3 interrupt culling function for TMOn, bits CUL02 to CUL00 of the TMCOn register are set for a culling ratio other than 1/1, and count operation is started, the interrupt output order differs according to the setting of the STINTn bit when counting starts.

Figure 9-39. Interrupt Generation Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave): In Case of Interrupt Culling Ratio of 1/1

	(a) When STINTn bit = 0
TM0CEn bit	
CM0n3	0004H
TM0n	0000H 0001H 0002H 0003H 0002H 0002H 0001H 0000H 0001H 0002H 0003H 0004H 0003H 0002H 0001H 0000H 0001H
fclk	
INTCM0n3	
INTTM0n	
	(b) When STINTn bit = 1
TM0CEn bit	
CM0n3	0004H
TM0n	0000H 0001H 0002H 0003H 0003H 0002H 0001H 0000H 0001H 0002H 0003H 0004H 0003H 0002H 0001H 0000H 0001H
fclk	
INTCM0n3	
INTTM0n	
Remarks 1. n = 0 2. fclk:	0, 1 Base clock








Figure 9-41. Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave): In Case of Interrupt Culling Ratio of 1/1




Figure 9-42. Interrupt Generation Timing in PWM Mode 2 (Sawtooth Wave): In Case of Interrupt Culling Ratio of 1/2

(4) TO0n0 to TO0n5 output timing

TM0CEn bit	
CM0n3	0008H
CM0nx	0003H
TM0n	0000HX0001HX0002HX0003HX0004HX0005HX0006HX0007HX0008HX0007HX0006HX0005HX0004HX0003HX0002HX0001HX00001HX0002HX0003HX
DTRRn	0002H
DTMnx	FFFH 2002H20001H20000H FFFH 2002H20001H20000H FFFH
fc∟ĸ	
Match signal	
F/F	
TO0n0, TO0n2, TO0n4	
TO0n1, TO0n3, TO0n5	
	he above figure shows the timing until the compare register and the TM0n timer match and the
	D0n0 to TO0n5 outputs change. = 0 to 2
3. n	
4. fci	rk: Base clock

Figure 9-43. TO0n0 to TO0n5 Output Timing in PWM Mode 0 (Symmetric Triangular Wave), PWM Mode 1 (Asymmetric Triangular Wave)




Figure 9-44. TO0n0 to TO0n5 Output Timing in PWM Mode 2 (Sawtooth Wave)

9.2 Timer 1

9.2.1 Features (timer 1)

Timers 10, 11 (TM10, TM11) are 16-bit up/down counters that perform the following operations.

- General-purpose timer mode
 Free-running timer
 PWM output
- Up/down counter mode
 UDC mode A
 UDC mode B

9.2.2 Function overview (timer 1)

- 16-bit 2-phase encoder input up/down counter & general-purpose timer (TM1n): 2 channels
- Compare register: 2 × 2 channels
- Capture/compare register: 2 × 2 channels
- Interrupt request source
 - Capture/compare match interrupt: 2 types × 2 channels
 - Compare match interrupt request: 2 types × 2 channels
- Capture request signal: 2 types × 2 channels
 - The TM1n value can be latched using the valid edge of the INTP1n0, INTP1n1 pins corresponding to the capture/compare register as the capture trigger.
- Count clocks selectable through division by prescaler (set the frequency of the count clock to 8 MHz or less)
- Base clock (fclk): 2 types (set fclk to 16 MHz or less) fxx/2 and fxx/4 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fclk)					
	fxx/2 Selected	fxx/4 Selected				
1/2	fxx/4	fxx/8				
1/4	fxx/8	fxx/16				
1/8	fxx/16	fxx/32				
1/16	fxx/32	fxx/64				
1/32	fxx/64	fxx/128				
1/64	fxx/128	fxx/256				
1/128	fxx/256	fxx/512				

• 2-phase encoder input

The 2-phase encoder signal from external is used as the count clock of the timer counter with the external clock input pins (TIUD1n, TCUD1n). The counter mode can be selected from among the four following modes.

• Mode 1: Counts the input pulses of the count pulse input pin.

Up/down is specified by the level of one more input pin.

- Mode 2: Counts up/down using the respective input pulses of the up-count pulse input pin and down count pulse input pin.
- Mode 3: Counts up/down using the phase relationship of the pulses input to 2 pins.
- Mode 4: Counts up/down using the phase relationship of the pulses input to 2 pins. Counting is done using the respective rising edges and the falling edges of the pulses.
- PWM output function

In the general-purpose timer mode, 16-bit resolution PWM output can be output from the TO1n pin.

Timer clear

The following timer clear operations are performed according to the mode that is used.

- (a) General-purpose timer mode: Timer clear operation is possible upon occurrence of match with CM1n0 set value.
- (b) Up/down counter mode: The timer clear operation can be selected from among the following four conditions.
 - (i) Timer clear performed upon occurrence of match with CM1n0 set value during TM1n up-count operation, and timer clear performed upon occurrence of match with CM1n1 set value during TM1n down-count operation.
 - (ii) Timer clear performed only by external input.
 - (iii) Timer clear performed upon occurrence of match between TM1n count value and CM1n0 set value.
 - (iv) Timer clear performed upon occurrence of external input and match between TM1n count value and CM1n0 set value.
- External pulse output (TO1n): 1 × 2 channels
- Remark fxx: Internal system clock

n = 0, 1

9.2.3 Basic configuration

The basic configuration is shown below.

Timer	Count	Clock	Register	Read/Write	Generated	Capture Trigger	
	Note 1	Note 2			Interrupt Signal		
Timer 1	fxx/4,	fxx/8,	TM10	Read/write	-	-	
	fxx/8, fxx/16,	fxx/16, fxx/32,	CM100	Read/write	INTCM100	—	
	fxx/32,	fxx/64,	CM101	Read/write	INTCM101	_	
	fxx/64,	fxx/128, fxx/256, fxx/512	,	CC100	Read/write	INTCC100	INTP100
	fxx/128, fxx/256		CC101	Read/write	INTCC101	INTP100 or INTP101	
			TM11	Read/write	_	—	
			CM110	Read/write	INTCM110	-	
			CM111	Read/write	INTCM111	_	
			CC110	Read/write	INTCC110	INTP110	
			CC111	Read/write	INTCC111	INTP110 or INTP111	

Table 9-4	Timer 1	Configuration List
		Configuration List

Notes 1. When $f_{xx/2}$ is selected as the base clock to TM1n.

2. When fxx/4 is selected as the base clock to TM1n.

Remark fxx: Internal system clock

Figure 9-45 shows the block diagram of timer 1.




Figure 9-45. Block Diagram of Timer 1



- 2. fxx: Internal system clock
- 3. fclk: Base clock (16 MHz (MAX.))

(1) Timers 10, 11 (TM10, TM11)

TM1n is a 2-phase encoder input up/down counter and general-purpose timer. TM1n can be read/written in 16-bit units.

- Cautions 1. Write to TM1n is enabled only when the TM1CEn bit of the TMC1n register is "0" (count operation disabled).
 - 2. It is prohibited to set the CMD bit (general-purpose timer mode) and the MSEL bit (UDC mode B) of the TUMn register to "0" and "1", respectively.
 - 3. Continuous reading of TM1n is prohibited. If TM1n is continuously read, the second read value may differ from the actual value. If TM1n must be read twice, be sure to read another register between the first and the second read operation.

Correct usage example	Incorrect usage example
TM10 read	TM10 read
TM11 read	TM10 read
TM10 read	TM11 read
TM11 read	TM11 read

TM10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF5E0H	Initial value 0000H	
TM11	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF600H	Initial value 0000H	

TM1n start and stop is controlled by the TM1CEn bit of timer control register 1n (TMC1n). The TM1n operation consists of the following two modes.

(a) General-purpose timer mode

In the general-purpose timer mode, TM1n operates as a 16-bit interval timer, free-running timer, or for PWM output.

Counting is performed based on the clock selected by software.

Division by the prescaler can be selected for the count clock from among $f_{CLK}/2$, $f_{CLK}/4$, $f_{CLK}/8$, $f_{CLK}/16$, $f_{CLK}/32$, $f_{CLK}/64$, or $f_{CLK}/128$ with bits PRM12 to PRM10 of prescaler mode register 1n (PRM1n). (f_{CLK} : base clock, refer to 9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)).

(b) Up/down counter mode (UDC mode)

In the UDC mode, TM1n functions as a 16-bit up/down counter, counting based on the TCUD1n and TIUD1n input signals.

Two operation modes can be set with the MSEL bit of the TUMn register for this mode.

(i) UDC mode A (when CMD bit = 1, MSEL bit = 0)

TM1n can be cleared by setting the CLR1 and CLR0 bits of the TMC1n register.

(ii) UDC mode B (when CMD bit = 1, MSEL bit = 1)

TM1n is cleared upon match with CM1n0 during TM1n up-count operation. TM1n is cleared upon match with CM1n1 during TM1n down-count operation.

When the TM1CEn bit of the TMC1n register is "1", TM1n counts up when the operation mode is the generalpurpose mode, and it counts up/down when the operation mode is the UDC mode.

The conditions for clearing the TM1n are classified as follows depending on the operation mode.

Operation Mode	TUMn F	Register	TMC1n Register		ster	TM1n Clear
	CMD Bit	MSEL Bit	ENMD Bit	CLR1 Bit	CLR0 Bit	
General-purpose	0	0	0	×	×	Clearing not performed
timer mode			1	×	×	Cleared upon match with CM1n0 set value
UDC mode A	1	0	×	0	0	Cleared only by TCLR1n input
			×	0	1	Cleared upon match with CM1n0 set value during up- count operation
			×	1	0	Cleared by TCLR1n input or upon match with CM1n0 set value during up-count operation
			×	1	1	Clearing not performed
UDC mode B	1	1	×	×	×	Cleared upon match with CM1n0 set value during up- count operation or upon match with CM1n1 set value during down-count operation
Settings other than t	he above			Setting prohibited		

Table 9-5. Timer 1 (TM1n) Clear Conditions

Remarks 1. n = 0, 1

2. ×: Indicates that the set value of that bit is ignored.

(2) Compare registers 100, 110 (CM100, CM110)

CM1n0 is a 16-bit register that always compares its value with the value of TM1n. When the value of a compare register matches the value of TM1n, an interrupt signal is generated. The interrupt generation timing in the various modes is described below.

- In the general-purpose timer mode (CMD bit of TUMn register = 0) and UDC mode A (MSEL bit of TUMn register = 0), an interrupt signal (INTCM1n0) is always generated upon occurrence of a match.
- In UDC mode B (MSEL bit of TUMn register = 1), an interrupt signal (INTCM1n0) is generated only upon occurrence of a match during up-count operation.

CM1n0 can be read/written in 16-bit units.

Caution	When the TM1CEn bit of the TMC1n register is "1", it is prohibited to overwrite the value of
	the CM1n0 register.

CM100	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF5E2H	Initial value 0000H
CM110	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF602H	Initial value 0000H

(3) Compare registers 101, 111 (CM101, CM111)

CM1n1 is a 16-bit register that always compares its value with the value of TM1n. When the value of a compare register matches the value of TM1n, an interrupt signal is generated. The interrupt generation timing in the various modes is described below.

- In the general-purpose timer mode (CMD bit of TUMn register = 0) and UDC mode A (MSEL bit of TUMn register = 0), an interrupt signal (INTCM1n1) is always generated upon occurrence of a match.
- In UDC mode B (MSEL bit of TUMn register = 1), an interrupt signal (INTCM1n1) is generated only upon occurrence of a match during down count operation.

CM1n1 can be read/written in 16-bit units.

Caution When the TM1CEn bit of the TMC1n register is "1", it is prohibited to overwrite the value of the CM1n1 register.

CM101	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF5E4H	Initial value 0000H
CM111	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF604H	Initial value 0000H

(4) Capture/compare registers 100, 110 (CC100, CC110)

CC1n0 is a 16-bit register. It can be used as a capture register or as a compare register through specification with capture/compare control register n (CCRn). CC1n0 can be read/written in 16-bit units.

Cautions 1. When used as a capture register (CMS0 bit of CCRn register = 0), write access from the CPU is prohibited.

- 2. When used as a compare register (CMS0 bit of CCRn register = 1) and the TM1CEn bit of the TMC1n register is "1", overwriting the CC1n0 register values is prohibited.
- 3. When the TM1CEn bit of the TMC1n register is "0", the capture trigger is disabled.
- 4. When the operation mode is changed from capture register to compare register, newly set a compare value.
- 5. Continuous reading of CC1n0 is prohibited. If CC1n0 is continuously read, the second read value may differ from the actual value. If CC1n0 must be read twice, be sure to read another register between the first and the second read operation.

Correct usage example	Incorrect usage example
CC100 read	CC100 read
CC110 read	CC100 read
CC100 read	CC110 read
CC110 read	CC110 read

Remark n = 0, 1

-	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CC100																	FFFF5E6H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CC110																	FFFFF606H	0000H

(a) When set as a capture register

When CC1n0 is set as a capture register, the valid edge of the corresponding external interrupt INTP1n0 signal is detected as the capture trigger. TM1n latches the count value in synchronization with the capture trigger (capture operation). The latched value is held in the capture register until the next capture operation.

The valid edge of external interrupts (rising edge, falling edge, both edges) is selected with signal edge selection register 1n (SESA1n).

When the CC1n0 register is specified as a capture register, interrupts are generated upon detection of the valid edge of the INTP1n0 signal.

(b) When set as a compare register

When CC1n0 is set as a compare register, it always compares its own value with the value of TM1n. If the value of CC1n0 matches the value of the TM1n, CC1n0 generates an interrupt signal (INTCC1n0).

(5) Capture/compare registers 101, 111 (CC101, CC111)

CC1n1 is a 16-bit register. It can be used as a capture register or as a compare register through specification with capture/compare control register n (CCRn). CC1n1 can be read/written in 16-bit units.

- Cautions 1. When used as a capture register (CMS1 bit of CCRn register = 0), write access from the CPU is prohibited.
 - 2. When used as a compare register (CMS1 bit of CCRn register = 1) and the TM1CEn bit of the TMC1n register is "1", overwriting the CC1n1 register values is prohibited.
 - 3. When the TM1CEn bit of the TMC1n register is "0", the capture trigger is disabled.
 - 4. When the operation mode is changed from capture register to compare register, newly set a compare value.
 - 5. Continuous reading of CC1n1 is prohibited. If CC1n1 is continuously read, the second read value may differ from the actual value. If CC1n1 must be read twice, be sure to read another register between the first and the second read operation.

Correct usage example	Incorrect usage example
CC101 read	CC101 read
CC111 read	CC101 read
CC101 read	CC111 read
CC111 read	CC111 read

Remark n = 0, 1

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CC101																	FFFF5E8H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CC111																	FFFFF608H	0000H

(a) When set as a capture register

When CC1n1 is set as a capture register, the valid edge of either corresponding external interrupt signal INTP1n0 or INTP1n1 is selected with the selector, and the valid edge of the selected external interrupt signal is detected as the capture trigger. TM1n latches the count value in synchronization with the capture trigger (capture operation). The latched value is held in the capture register until the next capture operation.

The valid edge of external interrupts (rising edge, falling edge, both edges) is selected with signal edge selection register 1n (SESA1n).

When the CC1n1 register is specified as a capture register, interrupts are generated upon detection of the valid edge of either the INTP1n0 or INTP1n1 signal.

(b) When set as a compare register

When CC1n1 is set as a compare register, it always compares its own value with the value of TM1n. If the value of CC1n1 matches the value of the TM1n, CC1n1 generates an interrupt signal (INTCC1n1).

9.2.4 Control registers

(1) Timer 1/timer 2 clock selection register (PRM02)

The PRM02 register is used to select the base clock (fcLK) of timer 1 (TM1n) and timer 2 (TM2n). This register can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using the timers 1 and 2.

-	7	6	5	4	3	2	1	0	Address	Initial value
PRM02	0	0	0	0	0	0	0	PRM2	FFFFF5D8H	00H
-									-	
Bit po	sition	Bit name	9				Functio	on		
C)	PRM2	C	ecifies the b c fcικ = fxx fcικ = fxx	/4	(fcьк) of tin	ner 1 (TM1	n) and timer	[•] 2 (TM2n) ^{Notes 1, 2} .	

- **Notes 1.** Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is 1B (fcLK = fxx/2)
 - Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) = 0B (fcLK = fxx/4).

Remark fxx: Internal system clock

n = 0, 1

*

 \star

(2) Timer unit mode registers 0, 1 (TUM0, TUM1)

The TUMn register is an 8-bit register used to specify the TM1n operation mode or to control the operation of the PWM output pin.

TUMn can be read/written in 8-bit or 1-bit units.

Cautions 1. Changing the value of the TUMn register during TM1n operation (TM1CEn bit of TMCn register = 1) is prohibited.

2. When the CMD bit = 0 (general-purpose timer mode), setting MSEL bit = 1 (UDC mode B) is prohibited.

	7	6	5	4	3	2	1	0	Address	Initial value
TUM0	CMD	0	0	0	TOE10	ALVT10	0	MSEL	FFFF5EBH	00H
	7	6	5	4	3	2	1	0	Address	Initial value
TUM1	CMD	0	0	0	TOE10	ALVT10	0	MSEL	FFFFF60BH	00H
Bit p	osition	Bit na	me				Func	tion		
	7	CMD			ral-purpose	tion mode. timer mode lown count)	(up cour	iť)		
	3	TOE10		0: Timer	mer output output disa output ena		le.			
					regardless	of the setti	ng of the	e TOE10 bit	put is not perfo . At this time, t e level set by t	imer output
	2	ALVT10		0: Active	ctive level o level is hig level is lov		it (TO1n)			
					regardless	of the setti	ng of the	TOE10 bit	put is not perfo At this time, t e level set by t	imer output
	0	MSEL		0: UDC TM1n 1: UDC	mode A can be cle mode B	UDC mode (ared by settii in the followi	ng the C	LR1, CLR0	bits of the TMC ²	1n register.

(3) Timer control registers 10, 11 (TMC10, TMC11)

The TMC1n register is used to enable/disable TM1n operation and to set transfer and timer clear operations. TMC1n can be read/written in 8-bit or 1-bit units.

Caution Changing the value of bits of the TMC1n register other than the TM1CEn bit during TM1n operation (TM1CEn bit = 1) is prohibited.

	7	<6>	5	4	3	2	1	0	Address	Initial value
TMC10	0	TM1CE0	0	0	RLEN	ENMD	CLR1	CLR0	FFFF5ECH	00H
	_	_	_		_	_		_		
-	7	<6>	5	4	3	2	1	0	Address	Initial value
TMC11	0	TM1CE1	0	0	RLEN	ENMD	CLR1	CLR0	FFFF60CH	00H
Bit posi	tion	Bit name)				Functio	on		
6		TM1CEn			e TM1n co	n operation. unt operatic unt operatio	n			
3		RLEN		2.	e transfer transfer When RI upon occ When th mode), th The RLE register (CMD bit	LEN = 1, the currence o e CMD bit of he RLEN b N bit is val = 1 and MS and U	e value se f TM1n un of the TUN it setting k id only in iEL bit = 0 IDC mode	t to CM1n(derflow. In register becomes in UDC mode). In the g B (CMD bi) is transferred = 0 (general-pu valid. e A (CMD bit of eneral-purpose t = 1, MSEL bit if the RLEN bit	urpose timer TUMn timer mode = 1), a

Remark n = 0, 1

(2/2)

Bit position	Bit name				Function
1, 0	CLR1, CLR0	Co	ontrols TM	l1n clear o	peration in UDC mode A.
			CLR1	CLR0	Specify TM1n clear source
			0	0	Clear only by external input (TCLR1n)
			0	1	Clear upon match of TM1n count value and CM1n0 set value
			1	0	Clear by TCLR1n input or upon match of TM1n count value and CM1n0 set value
					value and own to set value
			1	1	Don't clear

(4) Capture/compare control registers 0, 1 (CCR0, CCR1)

The CCRn register specifies the operation mode of the capture/compare registers (CC1n0, CC1n1). CCRn can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
CCR0	0	0	0	0	0	0	CMS1	CMS0	FFFF5EAH	00H
-	7	6	5	4	3	2	1	0	Address	Initial value
CCR1	0	0	0	0	0	0	CMS1	CMS0	FFFF60AH	00H
Bit po	osition	Bit na	me				Functi	ion		
	1	CMS1		Specifies of	peration mo	ode of CC1	n1.			
				0: Captu	re register					
				1: Comp	are registe	r				
	0	CMS0		Specifies of	peration mo	ode of CC1	n0.			
				0: Captu	re register					
				1: Comp	are registe	r				
Remar	k n =	0, 1								

Caution Overwriting the CCRn register during TM1n operation (TM1CEn bit = 1) is prohibited.

(5) Signal edge selection registers 10, 11 (SESA10, SESA11)

The SESA1n register is used to specify the valid edge of external interrupt requests from external pins (INTP100, INTP101, INTP110, INTP111, TIUD10, TIUD11, TCUD10, TCUD11, TCLR10, TCLR11). The correspondences between each register and the external interrupt requests it controls are as follows.

- SESA10: TIUD10, TCUD10, TCLR10, INTP100, INTP101
- SESA11: TIUD11, TCUD11, TCLR11, INTP110, INTP111

The valid edge (rising edge, falling edge, or both edges) can be specified independently for each pin. SESA1n can be read/written in 8-bit or 1-bit units.

- Cautions 1. Changing the values of the SESA1n register bits during TM1n operation (TM1CEn bit = 1) is prohibited.
 - 2. Be sure to set (to 1) the TM1CEn bit of timer control registers 10, 11 (TMC10, TMC11) even when timer 1 is not used and the TCUD10/INTP100, TCLR10/INTP101, TCUD11/INTP110, and TCLR11/INTP111 pins are used as INTP100, INTP101, INTP110, and INTP111.

7	6	5	4	3	2	1	0	Address	Initial value
ESA10 TESU	001 TESUD00	CESUD01	CESUD00	IES1011	IES1010	IES1001	IES1000	FFFF5EDH	00H
TIUD	10, TCUD10	TCI	_R10	INTI	P101	INT	P100		
7	6	5	4	3	2	1	0	Address	Initial valu
ESA11 TESU	011 TESUD10	CESUD11	CESUD10	IES1111	IES1110	IES1101	IES1100	FFFFF60DH	00H
TIUD	11, TCUD11	TCI	_R11	INT	P111	INT	P110		
Bit position	Bit nam	е				Functio	on		
7, 6	TESUDn1, TESUDn0	S	pecifies vali	d edge of _l	oins TIUD1	0, TIUD11	, TCUD10, T	CUD11.	
			TESUDn	1 TESU	JDn0		Valid	edge	
			0	C	Fa	alling edge			
			0	1	Ri	sing edge			
			1	C	Se	Setting prohibited			
			1	1	Bo	Both rising and falling edges			
		c		in UDC n If mode 4 with PRM specifica	node A an 1 is specif //12 to PRI	d UDC mo ied as the M10 bits o pins TIUD ²	de B. operation n f PRM1n ree	GUDn0 bits are node of TM1n gister), the vali D1n (bits TESI	(specified id edge

(1/2)

(2/2)

5, 4	CESUDn1,	Specifies valid edge of pins TCLR10, TCLR11.							
	CESUDn0	CESUDn1	CESUDn0	Valid edge					
		0	0	Falling edge					
		0	1	Rising edge					
		1	0	Low level					
		1	1	High level					
		The set values of bits CESUDn1 and CESUDn0 and the TM1n operation are related as follows. 00: TM1n cleared after detection of falling edge of TCLR1n 01: TM1n cleared after detection of rising edge of TCLR1n 10: TM1n cleared status held while TCLR1n input is low level							
		Caution The set values of the CESUDn1 and CESUDn0 bits are valid only in UDC mode A.							
3, 2	IES1n11, IES1n10	Specifies valid edge of the pin (INTP1n1/INTP1n0) selected by the CSLn bit of the CSL1n register.							
		IES1n11	IES1n10	Valid edge					
		0	0	Falling edge					
		0	1	Rising edge					
		1	0	Setting prohibited					
		1	1	Both rising and falling edges					
1, 0	IES1n01,	Specifies valid e	edge of pins IN	TP100, INTP110.					
	IES1n00	IES1n01	IES1n00	Valid edge					
		0	0	Falling edge					
		0	1	Rising edge					
		1	0	Setting prohibited					
		1	1	Both rising and falling edges					
	1	1							

(6) Prescaler mode registers 10, 11 (PRM10, PRM11)

The PRM1n register is used to perform the following selections.

- Selection of count clock in the general-purpose timer mode (CMD bit of TUMn register = 0)
- Selection of count operation mode in the UDC mode (CMD bit = 1)

PRM1n can be read/written in 8-bit or 1-bit units.

Cautions 1. Overwriting the PRM1n register during TM1n operation (TM1CEn bit = 1) is prohibited.

- 2. When the CMD bit of the TUMn register = 1 (UDC mode), setting the values of bits PRM12 to PRM10 to 000, 001, 010, and 011 is prohibited.
- 3. When TM1n is in mode 4, specification of the valid edge for the TIUD1n and TCUD1n pins is invalid.

_	7	6	5	4	3	2	1	0	Address	Initial value
PRM10	0	0	0	0	0	PRM12	PRM11	PRM10	FFFF5EE	EH 07H
	7	6	5	4	3	2	1	0	Address	Initial value
PRM11	0	0	0	0	0	PRM12	PRM11	PRM10	FFFFF60E	EH 07H
Bit po:	sition	Bit nar	ne				Functio	מר		
2 to	0	PRM12 to PRM10		internal cloc	c of the TM	1n is used,	or during o	external clo	ock (TIUD1n)	·
				PRM12	PRM11	PRM10	CMD	= 0	CMD = 1	
							Count of	clock C	Count clock	UDC mode
				0	0	0	Setting prohibite		Setting prohibi	ted
				0	0	1	fclk/2			
				0	1	0	fс∟к/4			
				0	1	1	fclk/8			
				1	0	0	fclк/16	Т	IUD1n	Mode 1
				1	0	1	fclк/32		Γ	Mode 2
				1	1	0	fclк/64		Γ	Mode 3
				1	1	1	fclк/128			Mode 4
				Remark	кs 1. fclк:	Base clock				
		1			2. n = 0					

(a) In general-purpose timer mode (CMD bit of TUMn register = 0)

The count clock is fixed to the internal clock. The clock rate of TM1n is specified with bits PRM12 to PRM10.

(b) UDC mode (CMD bit of TUMn register = 1)

The TM1n count sources in the UDC mode are as follows.

Operation Mode	TM1n Operation
Mode 1	Down count when TCUD1n = high level Up count when TCUD1n = low level
Mode 2	Up count upon detection of valid edge of TIUD1n input Down count upon detection of valid edge of TCUD1n input
Mode 3	Automatic judgment with TCUD1n input level upon detection of valid edge of TIUD1n input
Mode 4	Automatic judgment upon detection of both edges of TIUD1n input and both edges of TCUD1n input

(7) Status registers 0, 1 (STATUS0, STATUS1)

The STATUSn register indicates the operating status of TM1n. STATUSn is read-only, in 8-bit or 1-bit units.

	7	6	5	4	3	<2>	<1>	<0>	Address	Initial value
STATUS0	0	0	0	0	0	TM1UDF(TM1OVF(0 TM1UBD0	FFFF5EFH	00H
-	7	6	5	4	3	<2>	<1>	<0>	Address	Initial value
STATUS1	0	0	0	0	0	TM1UDF1	I TM1OVF1	1 TM1UBD1	FFFFF60FH	00H
Bit pos	ition	Bit name	е	_	_		Functio	วท		
2		TM1UDFn		 TM1n underflow flag 0: No TM1n count underflow 1: TM1n count underflow Caution The TM1UDFn bit is cleared (to "0") upon completion of read access to the STATUSn register from the CPU. 						
1		TM1OVFn		TM1n overflow flag 0: No TM1n count overflow 1: TM1n count overflow Caution The TM10VFn bit is cleared (to "0") upon completion of read access						
0		TM1UBDn		to the STATUSn register from the CPU. Indicates the operating status of TM1n up/down count. 0: TM1n up count in progress 1: TM1n down count in progress Caution The state of the TM1UBDn bit differs according to the mode as follows. • The TM1UBDn bit is fixed to "0" by hardware when the CMD bit of the TUMn register = 0 (general-purpose timer mode). • The TM1UBDn bit indicates the TM1n up/down count status when the CMD bit of the TUMn register = 1 (UDC mode).						
Remark		0. 1								atatus when

Caution Overwriting the STATUSn register during TM1n operation (TM1CEn bit = 1) is prohibited.


(8) CC101 capture input selection register (CSL10)

The CSL10 register specifies capture input that is input to TM10. CSL10 can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
CSL10	0	0	0	0	0	0	0	CSL0	FFFFF5F6H	00H
Bit po	osition	Bit nam	e	Function						
)	CSL0		Specifies capture input to CC101. 0: INTP101 1: INTP100						

(9) CC111 capture input selection register (CSL11)

The CSL11 register specifies capture input that is input to TM11. CSL11 can be read/written in 8-bit or 1-bit units.



9.2.5 Operation

(1) Basic operation

The following two operation modes can be selected for TM1n (n = 0, 1).

(a) General-purpose timer mode (CMD bit of TUMn register = 0)

In the general-purpose timer mode, the TM1n operates either as a 16-bit interval timer or as a PWM output timer (count operation is up count only).

The base clock (fcLK) to TM1n is selected with the timer 1/timer 2 clock selection register (PRM02), and the count clock is selected with the prescaler mode register (PRM1n).

(b) Up/down counter mode (UDC mode) (CMD bit of TUMn register = 1)

In the UDC mode, TM1n operates as a 16-bit up/down counter.

External clock input (TIUD1n, TCUD1n pins) by PRM1n register setting is used as the TM1n count clock. The UDC mode is further divided into two modes according to the TM1n clear conditions.

• UDC mode A (TUMn register's CMD bit = 1, MSEL bit = 0)

The TM1n clear source can be selected as only external clear input (TCLR1n), a match signal between the TM1n count value and the CM1n0 set value during up-count operation, or logical sum (OR) of the two signals, using bits CLR1 and CLR0 of the TMC1n register.

TM1n can reload the value of CM1n0 upon occurrence of TM1n underflow.

• UDC mode B (TUMn register's CMD bit = 1, MSEL bit = 1)

The status of TM1n after match of the TM1n count value and CM1n0 set value is as follows.

- <1> In the case of up-count operation, TM1n is cleared (0000H), and the INTCM1n0 interrupt is generated.
- <2> In the case of down-count operation, the TM1n count value is decremented (-1).

The status of TM1n after match of the TM1n count value and CM1n1 set value is as follows.

- <1> In the case of up-count operation, the TM1n count value is incremented (+1).
- <2> In the case of down-count operation, TM1n is cleared (0000H), and the INTCM1n1 interrupt is generated.

(2) Operation in general-purpose timer mode

TM1n can perform the following operations in the general-purpose timer mode.

(a) Interval operation

TM1n and CM1n0 always compare their values and the INTCM1n0 interrupt is generated upon occurrence of a match. TM1n is cleared (0000H) at the count clock following the match.

Furthermore, when one more count clock is input, TM1n counts up to 0001H. The interval time can be calculated with the following formula.

Interval time = (CM1n0 value + 1) × TM1n count clock rate

Caution Interval operation can be achieved by setting the ENMD bit of the TMC1n register to "1".

(b) Free-running operation

TM1n performs full count operation from 0000H to FFFFH, and after the TM10VFn bit of the STATUSn register is set (to "1"), TM1n is cleared and resumes counting. The free-running cycle can be calculated with the following formula.

Free-running cycle = 65536 × TM1n count clock rate

Caution The free-running operation can be achieved by setting the ENMD bit of the TMC1n register to "0".

(c) Compare function

TM1n connects two compare register (CM1n0, CM1n1) channels and two capture/compare register (CC1n0, CC1n1) channels.

When the TM1n count value and the set value of one of the compare registers match, a match interrupt (INTCM1n0, INTCM1n1, INTCC1n0^{Note}, INTCC1n1^{Note}) is output.

Particularly in the case of interval operation, TM1n is cleared upon generation of the INTCM1n0 interrupt.

Note This match interrupt is generated when CC1n0 and CC1n1 are set to the compare register mode.

(d) Capture function

TM1n connects two capture/compare register (CC1n0, CC1n1) channels.

When CC1n0 and CC1n1 are set to the capture register mode, the value of TM1n is captured in synchronization with the corresponding capture trigger signal.

Furthermore, an interrupt request (INTCC1n0, INTCC1n1) is generated by the INTP1n0, INTP1n1 input signals.

Table 9-6. Ca	apture Trigger	Signal (TM1n)	to 16-Bit	Capture Register
---------------	----------------	---------------	-----------	------------------

Capture Register	Capture Trigger Signal			
CC1n0	INTP1n0			
CC1n1	INTP1n0 or INTP1n1			

Remarks 1. CC1n0 and CC1n1 are capture/compare registers. Which of these registers is used is specified with capture/compare control register n (CCRn).

2. n = 0, 1

The valid edge of the capture trigger is specified by signal edge selection register 1n (SESA1n). If both the rising edge and the falling edge are selected as the capture triggers, it is possible to measure the input pulse width from external. If a single edge is selected as the capture trigger, the input pulse cycle can be measured.

(e) PWM output operation

PWM output operation is performed from the TO1n pin by setting TM1n to the general-purpose timer mode (CMD bit = 0) using timer unit mode register n (TUMn).

The resolution is 16 bits, and the count clock can be selected from among seven internal clocks (fcLk/2, fcLk/4, fcLk/8, fcLk/16, fcLk/32, fcLk/64, fcLk/128).






Figure 9-46. TM1n Block Diagram (During PWM Output Operation)

(i) Description of operation

The CM1n0 register is a compare register used to set the PWM output cycle. When the value of this register matches the value of TM1n, the INTCM1n0 interrupt is generated. Compare match is saved by hardware, and TM1n is cleared at the next count clock after the match.

The CM1n1 register is a compare register used to set the PWM output duty. Set the duty required for the PWM cycle.





- 2. Changing the value of the ALVT10 bit of the TUMn register is prohibited during TM1n operation.
- 3. PWM signal output is performed from the second PWM cycle after the TM1CEn bit is set (to "1").

(3) Operation in UDC mode

(a) Overview of operation in UDC mode

The count clock input to TM1n in the UDC mode (CMD bit of TUMn register = 1) can only be external input from the TIUD1n and TCUD1n pins. Up/down count judgment in the UDC mode is determined based on the phase difference of the TIUD1n and TCUD1n pin inputs according to the PRM1n register setting (there is a total of four choices).

PF	PRM1n Register		Operation	TM1n Operation
PRM12	PRM11	PRM10	Mode	Twitti Operation
1	0	0	Mode 1	Down count when TCUD1n = high level Up count when TCUD1n = low level
1	0	1	Mode 2	Up count upon detection of valid edge of TIUD1n input Down count upon detection of valid edge of TCUD1n input
1	1	0	Mode 3	Automatic judgment in TCUD1n input level upon detection of valid edge of TIUD1n input
1	1	1	Mode 4	Automatic judgment upon detection of both edges of TIUD1n input and both edges of TCUD1n input

The UDC mode is further divided into two modes according to the TM1n clear conditions (count operation is performed only with TIUD1n, TCUD1n input in both modes).

• UDC mode A (TUMn register's CMD bit = 1, MSEL bit = 0)

The TM1n clear source can be selected as only external clear input (TCLR1n), a match signal between the TM1n count value and the CM1n0 set value during up-count operation, or logical sum (OR) of the two signals, using bits CLR1 and CLR0 of the TMC1n register.

TM1n can transfer the value of CM1n0 upon occurrence of TM1n underflow.

• UDC mode B (TUMn register's CMD bit = 1, MSEL bit = 1)

The status of TM1n after match of the TM1n count value and CM1n0 set value is as follows.

- <1> In the case of up-count operation, TM1n is cleared (0000H), and the INTCM1n0 interrupt is generated.
- <2> In the case of down-count operation, the TM1n count value is decremented (-1).

The status of TM1n after match of the TM1n count value and CM1n1 set value is as follows.

- <1> In the case of up-count operation, the TM1n count value is incremented (+1).
- <2> In the case of down-count operation, TM1n is cleared (0000H), and the INTCM1n1 interrupt is generated.

(b) Up/down count operation in UDC mode


TM1n up/down count judgment in the UDC mode is determined based on the phase difference of the TIUD1n and TCUD1n pin inputs according to the PRM1n register setting.


(i) Mode 1 (PRM12 bit = 1, PRM11 bit = 0, PRM10 bit = 0)


In mode 1, the following count operations are performed based on the level of the TCUD1n pin upon detection of the valid edge of the TIUD1n pin.

- TM1n down-count operation when TCUD1n pin = high level
- TM1n up-count operation when TCUD1n pin = low level

Figure 9-48. Mode 1 (When Rising Edge Is Specified as Valid Edge of TIUD1n Pin)








(ii) Mode 2 (PRM12 bit = 1, PRM11 bit = 0, PRM10 bit = 1)

The count conditions in mode 2 are as follows.

- TM1n up-count upon detection of valid edge of TIUD1n pin
- TM1n down-count upon detection of valid edge of TCUD1n pin

Caution If the count clock is simultaneously input to the TIUD1n pin and the TCUD1n pin, count operation is not performed and the immediately preceding value is held.

Figure 9-50. Mode 2 (When Rising Edge Is Specified as Valid Edge of TIUD1n, TCUD1n Pins)




(iii) Mode 3 (PRM12 = 1, PRM11 = 1, PRM10 = 0)

In mode 3, when two signals 90 degrees out of phase are input to the TIUD1n and TCUD1n pins, the level of the TCUD1n pin is sampled at the input of the valid edge of the TIUD1n pin (refer to **Figure 9-51**).

If the TCUD1n pin level sampled at the valid edge input to the TIUD1n pin is low, TM1n counts down when the valid edge is input to the TIUD1n pin.

If the TCUD1n pin level sampled at the valid edge input to the TIUD1n pin is high, TM1n counts up when the valid edge is input to the TIUD1n pin.








Figure 9-52. Mode 3 (When Rising Edge Is Specified as Valid Edge of TIUD1n Pin): In Case of Simultaneous TIUD1n, TCUD1n Pin Edge Timing




(iv) Mode 4 (PRM12 = 1, PRM11 = 1, PRM10 = 1)

In mode 4, when two signals out of phase are input to the TIUD1n and TCUD1n pins, up/down operation is automatically judged and counting is performed according to the timing shown in **Figure 9-53**.

In mode 4, counting is executed at both the rising and falling edges of the two signals input to the TIUD1n and TCUD1n pins. Therefore, TM1n counts four times per cycle of an input signal (\times 4 count).





(c) Operation in UDC mode A

(i) Interval operation

The operations at the count clock following match of the TM1n count value and the CM1n0 set value are as follows.

- In case of up-count operation: TM1n is cleared (0000H) and the INTCM1n0 interrupt is generated.
- In case of down-count operation: The TM1n count value is decremented (-1) and the INTCM1n0 interrupt is generated.

Remark The interval operation can be combined with the transfer operation.

(ii) Transfer operation


The operations at the next count clock after the count value of TM1n becomes 0000H during TM1n count down operation are as follows.

- In case of down-count operation: The data held in CM1n0 is transferred.
- In case of up-count operation: The TM1n count value is incremented (+1).

Remarks 1. Transfer enable/disable can be set with the RLEN bit of the TMC1n register.

2. The transfer operation can be combined with the interval operation.

Figure 9-54. Example of TM1n Operation When Interval Operation and Transfer Operation Are Combined



(iii) Compare function

TM1n connects two compare register (CM1n0, CM1n1) channels and two capture/compare register (CC1n0, CC1n1) channels.

When the TM1n count value and the set value of one of the compare registers match, a match interrupt (INTCM1n0, INTCM1n1, INTCC1n0^{Note}, INTCC1n1^{Note}) is output.

Note This match interrupt is generated when CC1n0 and CC1n1 are set to the compare register mode.

(iv) Capture function

TM1n connects two capture/compare register (CC1n0, CC1n1) channels.

When CC1n0 and CC1n1 are set to the capture register mode, the value of TM1n is captured in synchronization with the corresponding capture trigger signal.

When the TM1n is set to the capture register mode, a capture interrupt (INTCC1n0, INTCC1n1) is generated upon detection of the valid edge.

(d) Operation in UDC mode B

(i) Basic operation

The operations at the next count clock after the count value of TM1n and the CM1n0 set value match when TM1n is in UDC mode B are as follows.

- In case of up-count operation: TM1n is cleared (0000H) and the INTCM1n0 interrupt is generated.
- In case of down-count operation: The TM1n count value is decremented (-1).

The operations at the next count clock after the count value of TM1n and the CM1n1 set value match when TM1n is in UDC mode B are as follows.

- In case of up-count operation: The TM1n count value is incremented (+1).
- In case of down-count operation: TM1n is cleared (0000H) and the INTCM1n1 interrupt is generated.




Figure 9-55. Example of TM1n Operation in UDC Mode

(ii) Compare function

TM1n connects two compare register (CM1n0, CM1n1) channels and two capture/compare register (CC1n0, CC1n1) channels.

When the TM1n count value and the set value of one of the compare registers match, a match interrupt (INTCM1n0 (only during up-count operation), INTCM1n1 (only during down-count operation), INTCC1n0^{Note}, INTCC1n1^{Note}) is output.

Note This match interrupt is generated when CC1n0 and CC1n1 are set to the compare register mode.

(iii) Capture function

TM1n connects two capture/compare register (CC1n0, CC1n1) channels.

When CC1n0 and CC1n1 are set to the capture register mode, the value of TM1n is captured in synchronization with the corresponding capture trigger signal.

When the TM1n is set to the capture register mode, a capture interrupt (INTCC1n0, INTCC1n1) is generated upon detection of the valid edge.

9.2.6 Supplementary description of internal operation

(1) Clearing of count value in UDC mode B

When TM1n is in UDC mode B, the count value clear operation is as follows.

- In case of TM1n up-count operation: TM1n is cleared upon match with CM1n0
- In case of TM1n down-count operation: TM1n is cleared upon match with CM1n1

Figure 9-56. Clear Operation upon Match with CM1n0 During TM1n Up-Count Operation







Figure 9-57. Clear Operation upon Match with CM1n1 During TM1n Down-Count Operation



(2) Clearing of count value upon occurrence of compare match

The internal operation during TM1n clear operation upon occurrence of a compare match is as follows.





(3) Transfer operation

The internal operation during TM1n transfer operation is as follows.




Figure 9-59. Internal Operation During Transfer Operation

(4) Interrupt signal output upon compare match

An interrupt signal is output when the count value of TM1n matches the set value of the CM1n0, CM1n1, CC1n0^{Note}, or CC1n1^{Note} register. The interrupt generation timing is as follows.

Note When CC1n0 and CC1n1 are set to the compare register mode.

Figure 9-60. Interrupt Output upon Compare Match

(CM1n1 with Operation Mode Set to General-Purpose Timer Mode and Count Clock Set to fcLk/2)


fськ	
Count clock	
TM1n	0007H X 0008H X 0009H X 000AH X 000BH X
CM1n1	0009H
Internal match signal	
INTCM1n1	
Remarks 1. n = 0, 1 2. fclk: Base clock	

An interrupt signal such as illustrated in Figure 9-60 is output at the next count following match of the TM1n count value and the set value of a corresponding compare register.

(5) TM1UBDn flag (bit 0 of STATUSn register) operation

In the UDC mode (CMD bit of TUMn register = 1), the TM1UBDn flag changes as follows during TM1n up/down count operation at every internal operation clock.





9.3 Timer 2

9.3.1 Features (timer 2)

Timers 20, 21 (TM20, TM21) are 16-bit general-purpose timer units that perform the following operations.

- Pulse interval or frequency measurement and programmable pulse output
- Interval timer
- PWM output timer
- 32-bit capture timer when 2 timer/counter channels are connected in cascade (In this case, four 32-bit capture register channels can be used.)

9.3.2 Function overview (timer 2)

- 16-bit timer/counter (TM20, TM21): 2 channels
- Bit length

Timer 2 registers (TM20, TM21): 16 bits

During cascade operation: 32 bits (higher 16 bits: TM21, lower 16 bits: TM20)

• Capture/compare register

In 16-bit mode: 6

In 32-bit mode: 4 (capture mode only)

- Count clock division selectable by prescaler (set the frequency of the count clock to 8 MHz or less)
- Base clock (fcLK): 2 types (set fcLK to 16 MHz or less) fxx/2 and fxx/4 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clo	ock (fclk)
	fxx/2 Selected	fxx/4 Selected
1/2	fxx/4	fxx/8
1/4	fxx/8	fxx/16
1/8	fxx/16	fxx/32
1/16	fxx/32	fxx/64
1/32	fxx/64	fxx/128
1/64	fxx/128	fxx/256
1/128	fxx/256	fxx/512

- Interrupt request sources
 - Compare-match interrupt request: 6 types
 Perform comparison with sub-channel n capture/compare register and generate the INTCC2n interrupt upon compare match.
 - Timer/counter overflow interrupt request: 2 types

The INTTM20 (INTTM21) interrupt is generated when the count value of TM20 (TM21) becomes FFFFH.

Capture request

The count values of TM20, TM21 can be latched using external pin (INTP2n)^{Notes 1, 2}, TM10, TM11 interrupt signals (INTCM100, INTCM101) and interrupt requests by software as capture triggers.

• PWM output function

Control of the outputs of pins TO21 to TO24 in the compare mode and PWM output can be performed using the compare match timing of sub-channels 1 to 4 and the zero count signal of the timer/counter.

- Timer count operation with external clock input^{Note 2}
 Timer count operation can be performed with the pin TI2 clock input signal.
- Timer count enable operation^{Note 3} with external pin input^{Note 2}
 Timer count enable operation can be performed with the TCLR2 pin input signal.
- Timer/counter clear operation^{Notes 3, 4} with external pin input^{Note 2}
 Timer/counter clear operation can be performed with the TCLR2 pin input signal.
- Up/down count control^{Notes 3, 5} with external pin input^{Note 2}

Up/down count operation in the compare mode can be controlled with the TCLR2 pin input signal.

• Output delay operation

A clock-synchronized output delay can be added to the output signal of pins TO21 to TO24. This is effective as an EMI countermeasure.

• Input filter

An input filter can be inserted at the input stage of external pins (TI2, INTP20 to INTP25, TCLR2) and the TM10, TM11 interrupt signals (refer to 14.4.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)).

- Notes 1. For the registers used to specify the valid edge for external interrupt requests (INTP20 to INTP25) to timer 2, refer to 7.3.8 (4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5).
 - **2.** The pairs TI2 and INTP20, TO21 and INTP21, TO22 and INTP22, TO23 and INTP23, TO24 and INTP24, TCLR2 and INTP25 are each alternate function pins.
 - **3.** The count enable operation for the timer/counter through external pin input, timer/counter clear operation, and up/down count control cannot be performed combined all at the same time.
 - 4. In the case of 32-bit cascade connection, clear operation by external pin input (TCLR2) cannot be performed.
 - 5. Up/down count control using 32-bit cascade connection cannot be performed.
- **Remark** fxx: Internal system clock n = 0 to 5

9.3.3 Basic configuration

The basic configuration is shown below.

Timer	Coun	t Clock	Register	Read/Write	Generated	Capture Trigger	Other Functions	
	Note 1	Note 2			Interrupt Signal			
Timer 2	fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256	fxx/64, fxx/128, 3, fxx/256,	TM20	-	INTTM20	-	Note 3	
			TM21	-	INTTM21	-	Note 3	
			CVSE00	Read/write	INTCC20	INTP20/INTP25	-	
			CVSE10	Read/write	INTCC21	INTP21/INTP24	Buffer/Note 4	
			CVSE20	Read/write	INTCC22	INTP22/INTP23	Buffer/Note 4	
			CVSE30	Read/write	INTCC23	INTP23/INTP22	Buffer/Note 4	
			CVSE40	Read/write	INTCC24	INTP24/INTP21	Buffer/Note 4	
			CVSE50	Read/write	INTCC25	INTP25/INTP20	-	
			CVPE40	Read	INTCC24	INTP24/INTP21	Note 4	
			CVPE30	Read	INTCC23	INTP23/INTP22	Note 4	
			CVPE20	Read	INTCC22	INTP22/INTP23	Note 4	
			CVPE10	Read	INTCC21	INTP21/INTP24	Note 4	

Table 9-8. Timer 2 Configuration List

Notes 1. When fxx/2 is selected as the base clock input to TM2n

- 2. When fxx/4 is selected as the base clock input to TM2n
- **3.** Cascade operation with TM20 and TM21 is enabled.
- 4. Cascade operation using the CVSEn0 register and CVPEn0 register is enabled (n = 1 to 4).

Remark fxx: Internal system clock

The following shows the capture/compare operation sources.

Register	Sub-channel No.	Timer to Be Captured	Timer to Be Compared	Timer Captured in 32-Bit Cascade Connection
CVSE00	0	TM20	TM20	-
CVPEn0	n	TM21 when BFEEy bit of CMSEm0 register = 0	TM20 when TB1Ey, TB0Ey bits of CMSEm0 register = 01	TM21
CVSEn0	n	TM20 when BFEEy bit of CMSEm0 register = 0	Used as buffer	TM20
CVSE50	5	TM21	TM21	-

Table 9-9. Capture/Compare Operation Sources

Remark n = 1 to 4

m: m = 12 when n = 1, 2, m = 34 when n = 3, 4 y: y = 1, 2 when m = 12, y = 3, 4 when m = 34

The following shows the output level sources during timer output.

Table 9-10. Output Level Sources During Timer Output

TO2n	Toggle Mode 0 (OTMEn1, OTMEn0 = 00)		Toggle Mode 1 (OTMEn1, OTMEn0 = 01)		Toggle Mode 2 (OTMEn1, OTMEn0 = 10)		Toggle Mode 3 (OTMEn1, OTMEn0 = 11)	
Trigger	Compare match of sub- channel n		Compare match of sub- channel n		Compare match of sub- channel n	TM21 = 0	Compare match of sub- channel n	Compare match of sub- channel n + 1
Output level	Active output	Inactive output	Active output	Inactive output	Active output	Inactive output	Active output	Inactive output

Remarks 1. n = 1 to 4

2. OTMEn1, OTMEn0: Bits 13, 12, 9, 8, 5, 4, 1, and 0 of timer 2 output control register 0 (OCTLE0)

Figure 9-62 shows the block diagram of timer 2.




Figure 9-62. Block Diagram of Timer 2

Signal Name	Meaning				
CASC ^{Note 1}	TM21 count signal input in 32-bit mode				
CNT	Count value of timer 2 (CNT = MAX.: Maximum value count signal output of timer 2 (generated when TM2n = FFFFH), CNT = 0: Zero count signal output of timer 2 (generated when TM2n = 0000H))				
СТ	TM2n count signal input in 16-bit mode				
СТС	TM21 count signal input in 32-bit mode				
ECLR	External control signal input from TCLR2 input				
ED1, ED2	Capture event signal input from edge selector				
R ^{Note 2}	Compare match signal input (sub-channel 0/5)				
RA	TM20 zero count signal input (reset signal of output circuit)				
RB	TM21 zero count signal input (reset signal of output circuit)				
RELOAD2A	TM20 zero count signal input (generated when TM20 = 0000H)				
RELOAD2B	TM21 zero count signal input (generated when TM21 = 0000H)				
RN	Sub-channel x interrupt signal input (reset signal of output circuit)				
S/T	Sub-channel x interrupt signal input (set signal of output circuit)				
TCOUNTE0, TCOUNTE1	Timer 2 count enable signal input				
TINEm	Timer 2 sub-channel m capture event signal input				

Table 9-11. Meaning of Signals in Block Diagram

- **Notes 1.** TM21 performs count operation when CASC (CNT = MAX. for TM20) is generated and the rising edge of CTC is detected in the 32-bit mode.
 - 2. TM20/TM21 clear by sub-channel 0/5 compare match or count direction can be controlled.
- **Remark** m = 0 to 5n = 0, 1x = 1 to 4

(1) Timers 20, 21 (TM20, TM21)

The features of TM2n are listed below.

- Free-running counter that enables counter clearing by compare match of sub-channel 0 and sub-channel 5
- Can be used as a 32-bit capture timer when TM20 and TM21 are connected in cascade.
- Up/down control, counter clear, and count operation enable/disable can be controlled with external pin (TCLR2).
- Counter up/down and clear operation control method can be set by software.
- Stop upon occurrence of count value 0 and count operation start/stop can be controlled by software.

(2) Timer 2 sub-channel 0 capture/compare register (CVSE00)

The CVSE00 register is a 16-bit capture/compare register of sub-channel 0.

In the capture register mode, it captures the TM20 count value.

In the compare register mode, it detects match with TM20.

This register can be read/written in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value	
CVSE00																	FFFFF660H	0000H	
																	-		

(3) Timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1 to 4)

The CVPEn0 register is a sub-channel n 16-bit main capture/compare register.

In the capture register mode, this register captures the value of TM21 when the BFEEn bit of the CMSEm0 register = 0 (m = 12, 34). When the BFEEn bit = 1, this register holds the value of TM20 or TM21.

In the compare register mode, a match between this register and TM2x is detected (TM2x = timer/counter selected by TB1En and TB0En bits).

If the capture register mode is selected in the 32-bit mode (value of TB1En, TB0En bits of CMSEm0 register = 11B), this register captures the contents of TM21 (higher 16 bits).

This register is read-only, in 16-bit units.

Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits, n = 1 to 4). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0).

CVPE10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF652H	Initial value 0000H
CVPE20	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF656H	Initial value 0000H
CVPE30	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF65AH	Initial value 0000H
CVPE40	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF65EH	Initial value 0000H

(4) Timer 2 sub-channel n sub capture/compare register (CVSEn0) (n = 1 to 4)

The CVSEn0 register is a sub-channel n 16-bit sub capture/compare register.

In the compare register mode, this register can be used as a buffer. In the capture register mode, this register captures the value of TM20 when the BFEEn bit of the CMSEm0 register = 0 (m = 12, 34).

If the capture register mode is selected in the 32-bit mode (value of TB1En and TB0En bits of CMSEm0 register = 11B), this register captures the contents of TM20 (lower 16 bits).

The CVSEn0 register can be written only in the compare register mode. If this register is written in the capture register mode, the contents written to CVSEn0 register will be lost.

This register can be read/written in 16-bit units.

Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits, n = 1 to 4). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0).

CVSE10	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFFF650H	Initial value 0000H
CVSE20	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF654H	Initial value 0000H
CVSE30	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF658H	Initial value 0000H
CVSE40	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address FFFF65CH	Initial value 0000H

(5) Timer 2 sub-channel 5 capture/compare register (CVSE50)

The CVSE50 register is a sub-channel 5 16-bit capture/compare register. In the capture register mode, it captures the count value of TM21. In the compare register mode, it detects match with TM21. This register can be read/written in 16-bit units.

_	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CVSE50																	FFFF662H	0000H
-																		

9.3.4 Control registers

(1) Timer 1/timer 2 clock selection register (PRM02)

The PRM02 register is used to select the base clock (f_{CLK}) of timer 1 and timer 2. This register can be read/written in 8-bit or 1-bit units.

Caution Always set this register before using timer 1 and timer 2.

	7	6	5	4	3	2	1	0	Address	Initial value
PRM02	0	0	0	0	0	0	0	PRM2	FFFFF5D8H	00H
									_	
Bit po	osition	Bit nam	e				Functio	on		
()	PRM2	C	ecifies the t c fclк = fxx fclк = fxx	/4	(fc∟ĸ) of tin	ner 1 and ti	mer 2 ^{Notes 1, 2} .		

- **Notes 1.** Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is 1B (fcLK = fxx/2)
 - Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) = 0B (fcLK = fxx/4).

Remark fxx: Internal system clock

n = 0, 1

 \star

 \star

User's Manual U14492EJ4V1UD

(2) Timer 2 clock stop register 0 (STOPTE0)

The STOPTE0 register is used to stop the operation clock input to timer 2.

This register can be read/written in 16-bit units.

When the higher 8 bits of the STOPTE0 register are used as the STOPTE0H register, and the lower 8 bits are used as the STOPTE0L register, the STOPTE0H register can be read/written in 8-bit or 1-bit units, and the STOPTE0L register is read-only, in 8-bit units.

Cautions 1. Initialize timer 2 when the STFTE bit = 0. Timer 2 cannot be initialized when the STFTE bit = 1.

2. If, following initialization, the value of the STFTE bit is made "1", the initialized state is maintained.

	<15>	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
TOPTE0	STFTE	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	FFFFF640H	0000H
Bit posit	ion		Bit n	ame									Fun	ction				
15		ST	FTE			Stops 0: I		•	tion cl eratio		o time	r 2.						
						1: 5	Stop	opera	ation c	lock t	o tim	er 2						

(3) Timer 2 count clock/control edge selection register 0 (CSE0)

The CSE0 register is used to specify the TM2n count clock and the control valid edge (n = 0, 1). This register can be read/written in 16-bit units.

When the higher 8 bits of the CSE0 register are used as the CSE0H register, and the lower 8 bits are used as the CSE0L register, they can be read/written in 8-bit or 1-bit units.

15 14 E0 0 0		0 9 61E0 TES		6 5	4 3 CSE11 CSE	3 2 1 0 Address Initial value E10 CSE02 CSE01 CSE00 FFFFF642H 0000H
Bit position	Bit name					Function
11, 10, 9, 8	TESnE1, TESnE0	Sp	pecifies the v	alid edge of	the TM2	2n internal count clock (TCOUNTEn) signal.
			TESnE1	TESnE	0	Valid edge
			0	0	Fal	Iling edge
			0	1	Ris	sing edge
			1	0		atting prohibited
			1	1	Bot	oth rising and falling edges ^{Notes 1, 2}
	CESE0		CESE1	CESE	0	Valid edge
			0	0101		alling edge
			0	1		ising edge
			1	0	Th	nrough input (no clear operation)
			1	1	Bo	oth rising and falling edges
5 to 3, 2 to 0	CSEn2, CSEn1,	Se	elects interna	al count cloc	k (TCOU	JNTEn) of TM2n.
	CSEn0		CSEn2	CSEn1	CSEn	0 Count clock
			0	0	0	fclk/2 ^{Note 1}
			0	0	1	fclk/4
			0	1	0	fclk/8
			0	1	1	fськ/16
			1	0	0	fclк/32
			1	0	1	fc_к/64
			1	1	0	fclк/128
			1	1	1	Selects input signal from external clock input pin (TI2) as clock.

(2/2)

- **Notes 1.** Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is 1B (fcLK = fxx/2)
 - Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) = 0B (fcLK = fxx/4).

Remark n = 0, 1 fcLk: Base clock

*

*

(4) Timer 2 sub-channel input event edge selection register 0 (SESE0)

The SESE0 register specifies the valid edge of the external capture signal input (TINEn) for the sub-channel n capture/compare register performing capture (n = 0 to 5).

This register can be read/written in 16-bit units.

When the higher 8 bits of the SESE0 register are used as the SESE0H register, and the lower 8 bits are used as the SESE0L register, they can be read/written in 8-bit or 1-bit units.

SESE0	15 0	14 0	13	12 0	11 IESE51	10 IESE50	9 IESE41	-	7 IESE31	-	-		-		1 IESE		-	ddress FF644H	Initial value 0000H
Bit po	sitior	n	E	Bit nai	me								F	uncti	on				
11	to 0		IESEr IESEr	'				es the e/com		-					-	al inpu	ut (TINE	n) for sul	o-channel n
							IE	SEn1		IES	En0					Va	lid edge	9	
								0			0	F	alling	edge					
								0			1	R	ising	edge					
								1			0	S	etting	proh	ibite	d			
								1			1	В	oth ris	sing a	and f	alling	edges		
Remar	k n	= 0) to 5			<u> </u>													

(5) Timer 2 time base control register 0 (TCRE0)

The TCRE0 register controls the operation of TM2n (n = 0, 1).

This register can be read/written in 16-bit units.

When the higher 8 bits of the TCRE0 register are used as the TCRE0H register, and the lower 8 bits are used as the TCRE0L register, they can be read/written in 8-bit or 1-bit units.

- Cautions 1. If ECREn = 1 and ECEEn = 1 have been set, it is not possible to input an external clear signal (TCLR2) for TM2n. In this case, first set CLREn = 1, and then clear TM2n by software (n = 0, 1).
 - 2. When clearing is performed using the ECLR signal, the TM2n counter is cleared with a delay of (1 internal count clock set with bits CSEn2 to CSEn0 of the CSE0 register) + 2 base clocks. Therefore, if external clock input is selected as the internal count clock, the counter is not cleared until the external clock (TI2) is input.
 - 3. The ECREn bit and the ECEEn bit cannot be set to 1.
 - 4. If the ECEEn bit is set to 1 and the ECREn bit is set to 0, a down count operation cannot be performed.
 - 5. When UDSEn1, UDSEn0 = 01 and OSTEn = 1, the counter does not count up when the counter value is 0. Therefore, when the counter value is 0, set OSTEn = 0, and after the value of the counter ceases to be 0, set OSTEn = 1. Also, on the application, change the value of OSTEn from 0 to 1 using the sub-channels 0 and 5 interrupt signals.
 - 6. When the TM2n count value is cleared (0) by setting CLREn to 1, the CLREn = 1 setting must be held for at least one of the internal count clocks set by the CSEn2 to CSEn0 bits of the CSE0 register.

Example When timer 20 (TM20) is cleared (0)

<1> Select fcLk/2 as TM20 internal count clock

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
CSE0	0	0	0	0	×	×	×	×	×	×	×	×	×	0	0	0	

<2> Clear (0) the TM20 count value

	7	6	5	4	3	2	1	0
TCRE0L	0	1	0	0	0	×	×	×

<3> Set the conditions required for the TM20 count clock

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	_
CSE0	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	×	

<4> Start the TM20 count operation

 7
 6
 5
 4
 3
 2
 1
 0

 TCREOL
 0
 0
 1
 0
 0
 ×
 ×
 ×

	4><13> 12 11 RE1 CEE1 ECRE1 ECEE1	10 9 8 7 <6><5> 4 3 2 1 0 Address Initial value OSTE1 UDSE11 UDSE10 0 CLRE0 ECRE0 ECEE0 OSTE0 UDSE01 UDSE00 FFFF646H 0000H
Bit position	Bit name	Function
15	CASE1	Specifies 32-bit cascade operation mode for TM21 (TM21 counts upon overflow of TM20 (carry count)). 0: Not connected in cascade ^{Note 1} 1: 32-bit cascade operation mode ^{Notes 2, 3}
		 Notes 1. TM21 counts at CT signal input in the count enabled state. 2. TM21 counts at CTC and CASC signal inputs in the count enabled state. 3. Only the capture register mode can be used for the capture/compare register.
		 Cautions 1. When CASE1 = 1, set the TByE1 and TByE0 bits of the CMSEx0 register to 11 (x = 12, 34, y: When x = 12, y = 1, 2, and when x = 34, y = 3, 4). 2. When CASE1 = 0, TCOUNTE1 is selected as the count of TM21. When CASE1 = 1, TCOUNTE0 and the TM20 overflow signal are selected as the count of TM21.
14, 6	CLREn	Specifies software clear for TM2n. 0: TM2n operation continued 1: TM2n count value cleared (0)
		Caution Do not perform the software clear and hardware clear operations simultaneously.
13, 5	CEEn	Specifies TM2n count operation enable/disable. 0: Count operation stopped 1: Count operation enabled
12, 4	ECREn	Specifies TM2n external clear (TCLR2) operation enable/disable via ECLR signal input. 0: TM2n external clear (TCLR2) operation not enabled 1: TM2n external clear (TCLR2) operation enabled
		 Cautions 1. In the 32-bit cascade operation mode (CASE1 = 1), the TM2 external clear operation is not performed. 2. When the count value is cleared by inputting the ECLR signa while ECREn = 1, the ECREn = 1 setting must be held for at leas one of the internal count clocks set by the CSEn2 to CSEn0 bit of the CSE0 register. 3. In the 32-bit cascade operation mode (CASE1 = 1), only TM21 i affected by the ECREn bit setting.

(2/2)

Bit position	Bit name			Function								
11, 3	ECEEn	0: TN		peration enable/disable through ECLR signal input. ation not enabled ation enabled								
		Caution	count op 2. When th the CSE 3. In the 32	2-bit cascade operation mode (CASE1 = 1), the TM peration using ECLR signal input is not performed. e ECEEn bit = 1, always set the CESE1 and CESE0 bits 0 register to 10 (through input). 2-bit cascade operation mode (CASE1 = 1), only TM21 by the ECEEn bit setting.								
10, 2	OSTEn	0: TN	Specifies stop mode.0: TM2n count stopped when count value is 0.1: TM2n count not stopped when count value is 0.									
		Caution	(TM2n cour except whe	TM2n count stop is cancelled when the OSTE1n bit = at is stopped when the count value is 0), TM2n counts on the UDSEn1, UDSEn0 bits = 10. The count directi DSEn1 and UDSEn0 bits = 10 is determined by the val								
9, 8, 1, 0	UDSEn1, UDSEn0	Specifie	s TM2n up/dow	n count.								
		UDS	En1 UDSEn0	Count								
		0	0	Perform only up count. Clear TM2n with compare match signal.								
		0	1	Count up after TM2n has become 0, and count down after a compare match occurs for sub-channels 0, 5 (triangular wave up/down count).								
		1	0	Selects up/down count according to the ECLR signal input. Up count when ECLR = 1 Down count when ECLR = 0								
		1	1	Setting prohibited								
		Caution	UDSEn1 2. When th CESE1 a 3. When th	2-bit cascade operation mode (CASE1 bit = 1), set th and UDSEn0 bits to 00. The UDSEn1 and UDSEn0 bits = 10, be sure to set th and CESE0 bits of the CSE0 register to 10 (through input the UDSEn1 and UDSEn0 bits = 10, compare math TM2n and CVSEx0 has no effect on the TM2n court								

(6) Timer 2 output control register 0 (OCTLE0)

The OCTLE0 register controls timer output from the TO2n pin (n = 1 to 4).

This register can be read/written in 16-bit units.

When the higher 8 bits of the OCTLE0 register are used as the OCTLE0H register, and the lower 8 bits are used as the OCTLE0L register, they can be read/written in 8-bit or 1-bit units.

OCTLE0 SV		VE OTM	E OTME													Address FFFFF648H	Initial value 0000H					
	4 4	41	40	3	3	31	30	2	2	21	20	1	1	11	10							
Bit posit	ion	E	Bit nan	ne								F	unctic	n								
15, 11, 7	7, 3	SWFI	Ξn		Fi	0: D 1: W	on't fi 'hen A	x outp ALVE	out lev n = 0,	/el. fix ou	utput l	evel t	o low	the se [,] level h leve		f ALVEn bit.						
14, 10, 6	6, 2	ALVE	'n		Sp	Specifies the active level of the TO2n pin output. 0: Active level is high level 1: Active level is low level																
13, 12, 9 5, 4, 1,		ОТМІ ОТМІ			Sp	Specifies toggle mode.																
														ggle mo	ode							
						()		0	Re		outp	ut lev		ſO2n o ∶h occu	output every time a sub- curs.						
						0 1 Toggle mode 1: Upon sub-channel n compare match, set To to active level, and when TM20 is "0", set T to inactive level.										-						
						,	1		0	Up to a	on su active	b-cha level	ode 2: channel n compare match, set TO2n output evel, and when TM21 is "0", set TO2n output level.									
						1 1 Toggle mode 3: Upon sub-channel n compare match, set TO2 to active level, and upon sub-channel n + 1 co match, set TO2n output to inactive level (when n + 1 becomes "1").							ompare									
					C	autior		san ODI sim If t ^r out	ne ou LEn2 ultan wo o put c	tput o to O eous r mo	delay DLEn ly up re si , S/T	oper 0 of on 1 gnals signa	ation the C sub-c s are	DELI DELI hann inpu	ingsa E0reg nelnco utsim	1 (toggle mo re made wher ister, two out ompare match ultaneously t gher priority t	n setting bits puts change n. to the same					

Remark n = 1 to 4

(7) Timer 2 sub-channel 0, 5 capture/compare control register (CMSE050)

The CMSE050 register controls timer 2 sub-channel 0 capture/compare register (CVSE00) and timer 2 sub-channel 5 capture/compare register (CVSE50).

This register can be read/written in 16-bit units.

Bit position	Bit name	Function												
13, 5	EEVEn	 Enables/disables event detection by sub-channel n capture/compare register. 0: ED1 and ED2 signal inputs ignored (nothing is done even if these signals are input). 1: Operation caused by ED1 and ED2 signal inputs enabled. 												
11, 3	LNKEn Specifies capture event signal input from edge selection to ED1 or ED2. 0: In capture register mode, select ED1 signal input. In compare register mode, LNKEn bit has no influence. 1: In capture register mode, select ED2 signal input. In compare register mode, LNKEn bit has no influence. 1: In capture register mode, LNKEn bit has no influence. In compare register mode, LNKEn bit has no influence.													
10, 2	CCSEn	 Selects capture/compare register operation mode. Operate in capture register mode. The TM20 and TM21 count statuses can be read with sub-channel 0 and sub-channel 5, respectively. Operate in compare register mode. TM2m is cleared upon detection of match between sub-channel n and TM2m. 												

(8) Timer 2 sub-channel 1, 2 capture/compare control register (CMSE120)

The CMSE120 register controls the timer 2 sub-channel n sub capture/compare register (CVSEn0) and the timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1, 2). This register can be read/written in 16-bit units.

15 MSE120 0	14 13 12 11 0 EEVE2 BFEE2 LNKE2	10 9 8 7 6 5 4 3 2 1 0 Address Initial value CCSE2 TB1E2 TB0E2 0 0 EEVE1 BFEE1 LNKE1 CCSE1 TB1E1 TB0E1 FFFFF64CH 0000H
Bit position	Bit name	Function
13, 5	EEVEn	 Enables/disables event detection for CMSE120 register. 0: ED1 and ED2 signal inputs ignored (nothing is done even if these signals are input). 1: Operation caused by ED1 and ED2 signal inputs enabled.
12, 4	BFEEN	 Specifies the buffer operation of sub-channel n sub capture/compare register (CVSEn0). 0: Don't use sub-channel n sub capture/compare register (CVSEn0) as buffer. 1: Use sub-channel n sub capture/compare register (CVSEn0) as buffer. Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits, n = 1 to 4). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0). Remarks 1. The operations in the capture register mode and compare register mode when the sub-channel n sub capture/compare register (CVSEn0) is not used as a buffer are shown below. In capture register mode: The CPU can read both the master register (CVPEn0) and slave register (CVSEn0). The next event is ignored until the CPU finishes reading the master register. TM20 capture is performed by the slave register, and TM21 capture is performed by the master register (CVPEn0). 2. The operations in the capture register mode and compare register (CVSEn0), and immediately after, the same contents as those of the slave register are written to the master register (CVPEn0). 2. The operations in the capture register mode and compare register mode when the sub-channel n sub capture/compare register (CVSEn0) is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVPEn0), is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVPEn0), the master register updates the value held by the slave register (CVSEn0) inter slave register mode: When the CPU read operation. When a capture event occurs, the timer/counter value at that time is always saved in the slave register. In compare register mode: The CPU writes to the slave register (CVSEn0) and these contents are

Remark n = 1, 2

(1/2)

(2/2)

Bit position	Bit name				Function									
11, 3	LNKEn	Se	elects captu	ire event sig	gnal input from edge selection and specifies transfer									
		op	peration in c	compare reg	jister mode.									
			0: Select E	ED1 signal i	nput in capture register mode.									
				, ,	ister mode, the data of the CVSEn0 register is transferred to									
			the CVPEn0 register upon occurrence of TM2x compare match (TM2x = timer/ counter selected with bits TB1En, TB0En).											
			1: Select ED2 signal input in capture register mode.											
			In the compare register mode, the data of the CVSEn0 register is transferred to											
					er when the TM2x count value becomes "0" (TM2x = timer/									
			counter	selected w	ith bits TB1En, TB0En).									
10, 2	CCSEn	Se	elects captu	ire/compare	e register operation mode.									
,				e register m										
		1: Compare register mode												
9, 8, 1, 0	TB1En, TB0En	Sets sub-channel n timer/counter.												
			TB1En	Sub-channel n timer/counter										
			0	0	Don't use sub-channel n.									
			0	1	Set TM20 to sub-channel n.									
			1	0	Set TM21 to sub-channel n.									
			1	1	32-bit mode ^{Note} (select both TM20 and TM21.)									
		N	ote In the	32-bit mod	le, influence of the BFEEn bit is ignored. Also, the CVSEn									
					e used as a buffer in this mode.									
			region											
		C	aution W	hen the T	B1En, TB0En bits are set to "11", set the CASE1 bit o									
			u		the TCRE0 register to "1".									

(9) Timer 2 sub-channel 3, 4 capture/compare control register (CMSE340)

The CMSE340 register controls the timer 2 sub-channel n sub capture/compare register (CVSEn0) and the timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 3, 4). This register can be read/written in 16-bit units.

15 CMSE340 0	14 13 12 11 0 EEVE4 BFEE4 LNKE4	10 9 8 7 6 5 4 3 2 1 0 Address Initial value CCSE4 TB1E4 TB0E4 0 0 EEVE3 BFEE3 LNKE3 CCSE3 TB1E3 TB0E3 FFFFF64EH 0000H
Bit position	Bit name	Function
13, 5	EEVEn	 Enables/disables event detection by CMSE340 register. 0: ED1 and ED2 signal inputs ignored (nothing is done even if these signals are input). 1: Operation caused by ED1 and ED2 signal inputs enabled.
12, 4	BFEEn	 Specifies the sub-channel n sub capture/compare register (CVSEn0) buffer operation. 0: Don't use sub-channel n sub capture/compare register (CVSEn0) as buffer. 1: Use sub-channel n sub capture/compare register (CVSEn0) as buffer. Caution When the BFEEn bit = 1, a compare match occurs on starting the timer in the compare register mode because the values of both the TM2x and CVPEn0 registers are 0 after reset (TM2x = timer/counter selected by TB1En and TB0En bits, n = 1 to 4). After that, the value of the sub register (CVSEn0) is written to the main register (CVPEn0). Remarks 1. The operations in the capture register mode and compare register mode when the sub-channel n sub capture/compare register (CVSEn0) is not used as a buffer are shown below. In capture register mode: The CPU can read both the master register (CVPEn0) and slave register (CVSEn0). The next event is ignored until the CPU finishes reading the master register.
		 TM20 capture is performed by the slave register, and TM21 capture is performed by the master register. In compare register mode: The CPU writes to the slave register (CVSEn0), and immediately after, the same contents as those of the slave register are written to the master register (CVPEn0). 2. The operations in the capture register mode and compare register mode when the sub-channel n sub capture/compare register (CVSEn0) is used as a buffer are shown below. In capture register mode: When the CPU reads the master register (CVPEn0), the master register updates the value held by the slave register (CVSEn0) immediately before the CPU read operation. When a capture event occurs, the timer/counter value at that time is always saved in the slave register. In compare register mode: The CPU writes to the slave register (CVSEn0) and these contents are transferred to the master register (CVPEn0) set with the LNKEn bits.

Remark n = 3, 4

(1/2)

(2/2)

Bit position	Bit name				Function								
11, 3	LNKEn	Se	elects captu	ire event sig	nal input from edge selection and specifies transfer								
		ор	peration in c	compare reg	jister mode.								
			0: Select E	ED1 signal i	nput in capture register mode.								
					ister mode, the data of the CVSEn0 register is transferred to								
		the CVPEn0 register upon occurrence of TM2x compare match (TM2x = timer/ counter selected with bits TB1En, TB0En).											
		1: Select ED2 signal input in capture register mode.											
		In the compare register mode, the data of the CVSEn0 register is transferred to											
					er when the TM2x count value becomes "0" (TM2x = timer/								
			counter	selected w	ith bits TB1En, TB0En).								
10, 2	CCSEn	Se	elects captu	ire/compare	e register operation mode.								
			0: Capture	e register m	ode								
		1: Compare register mode											
9, 8, 1, 0	TB1En,	Sets sub-channel n timer/counter.											
	TB0En												
			TB1En TB0En Sub-channel n timer/counter										
			0	0	Don't use sub-channel n.								
			0	1	Set TM20 to sub-channel n.								
			1	0	Set TM21 to sub-channel n.								
			1	1	32-bit mode ^{Note} (select both TM20 and TM21.)								
		No	ote In the	32-bit mod	e, influence of the BFEEn bit is ignored. Also, the CVSEn								
					e used as a buffer in this mode.								
			region										
		Ca	aution W	hen the TI	31En, TB0En bits are set to "11", set the CASE1 bit o								
	1	-	•••	the TCRE0 register to "1".									

(10) Timer 2 time base status register 0 (TBSTATE0)

The TBSTATE0 register indicates the status of TM2n (n = 0, 1).

This register can be read/written in 16-bit units.

When the higher 8 bits of the TBSTATE0 register are used as the TBSTATE0H register, and the lower 8 bits are used as the TBSTATE0L register, they can be read/written in 8-bit or 1-bit units.

Caution The ECFEn, RSFEn, and UDFEn bits are read-only bits.

-	15	14	13	12	<11>	<10>	<9> <	<8>	7	6	5	4	<3>	<2>	<1>	<0>	Address	Initial value	
TBSTATE0	0	0	0	0	OVFE1	ECFE1 F	SFE1 U	DFE1	0	0	0	0	OVFEC	ECFE0	RSFE0 L	JDFE0	FFFF664H	0101H	
r																			
Bit posi	tion		Bit name				Function												
11, 3	3	0\	/FEn			Indicates TM2n overflow status. 0: No overflow 1: Overflow													
						Cau	ion								•		performed wh leared (0).	ile	
10, 2	2	EC	CFEn			Indicates the ECLR signal input status. 0: Low level 1: High level													
9, 1		RS	SFEn			0:	TM2	n is r	not c	ountii	it stati ng. either		r dow	n)					
8, 0		U	DFEn			Indicates the TM2n up/down count status. 0: TM2n is in the down-count mode. 1: TM2n is in the up-count mode.													
Remark	n =	: 0, 1				1:	TM2	n is i	n the	e up-c	count	mode	9.						

(11) Timer 2 capture/compare 1 to 4 status register 0 (CCSTATE0)

The CCSTATE0 register indicates the status of the timer 2 sub-channel sub capture/compare register (CVSEn0) and the timer 2 sub-channel main capture/compare register (CVPEn0) (n = 1 to 4). This register can be read/written in 16-bit units.

When the higher 8 bits of the CCSTATE0 register are used as the CCSTATE0H register, and the lower 8 bits are used as the CCSTATE0L register, they can be read/written in 8-bit or 1-bit units.

Caution The BFFEn1 and BFFEn0 bits are read-only bits.

Bit position	Bit name			Function							
		la Pasta de s									
14, 10, 6, 2	CEFEn		•	mpare event occurrence status. mode: No capture operation has occurred.							
		•	0	r mode: No compare match has occurred.							
		1: In captu	ure register	mode: At least one capture operation has occurred.							
		In comp	In compare register mode: At least one compare match has occurred.								
		Caution T	he CEFEn I	bit can be cleared (0) by performing write access to the							
				register while no capture operation or compare match							
				en bit manipulation is performed for the CEFE1 (CEFE3 CEFE2 (CEFE4) bit, both bits are cleared.							
13, 12, 9, 8, 5, 4, 1, 0	BFFEn1, BFFEn0	Indicates the									
		BFFEn1	BFFEn0	Capture buffer status							
		0	No value in buffer								
		0	1	Sub-channel n master register (CVPEn0) contains a capture value. Slave register (CVSEn0) does not contain a value.							
		1	0	Both sub-channel n master register (CVPEn0) and slave register (CVSEn0) contain a capture value.							
		1	1	Unused							
		n B m	sub capt FEEn of Cl ode (bit C	and BFFEn0 bits return a value only when sub-chann sure/compare register (CVSEn0) buffer operation (MSEm0 register = 1) is selected or when capture register CSEn of CMSEm0 register = 0) is selected. "0" is re mpare register mode (CCSEn bit = 1) is selected.							

(12) Timer 2 output delay register 0 (ODELE0)

The ODELE0 register sets the output delay operation synchronized with the clock to the TO2n pin's output delay circuit (n = 1 to 4).

This register can be read/written in 16-bit units.

When the higher 8 bits of the ODELE0 register are used as the ODELE0H register, and the lower 8 bits are used as the ODELE0L register, they can be read/written in 8-bit or 1-bit units.

Bit position	Bit name					Function							
14 to 12, 10 to 8, 6 to 4, 2 to 0	ODLEn2, ODLEn1,	Sp	pecifies output delay operation.										
	ODLEn0	[ODLEn2	ODLEn1	ODLEn0	Set output delay operation							
			0	0	0	Don't perform output delay operation.							
			0	0	1	Set output delay of 1 system clock.							
			0	1	0	Set output delay of 2 system clocks.							
			0	1	1	Set output delay of 3 system clocks.							
			1	0	0	Set output delay of 4 system clocks.							
			1	0	1	Set output delay of 5 system clocks.							
			1	1	0	Set output delay of 6 system clocks.							
			1	Set output delay of 7 system clocks.									
		Re		e ODLEn2, O ntermeasure		d ODLEn0 bits are used for EMI							

(13) Timer 2 software event capture register (CSCE0)


The CSCE0 register sets capture operation by software in the capture register mode. This register can be read/written in 16-bit units.

CSCE0		4 13 0 0	12 0	11 0	10 0	9 0	-	7 6 0 0	5 SEVE5	4 SEVE4	3 SEVE3	2 SEVE2	1 SEVE1	O SEVE0	Address FFFF66AH	Initial value 0000H	
Bit po	sition	E	Bit nar	ne		Function											
5 t	5 to 0 SEVEn					Specifies capture operation by software in capture register mode. 0: Continue normal operation. 1: Perform capture operation. Cautions 1. The SEVEn bit ignores the settings of the EEVEn and the LNKEn bits of the CMSEm0 register. 2. The SEVEn bit is automatically cleared (0) at the end of an event. 3. The SEVEn bit ignores all the internal limitation statuses of the timer 2 unit.									of an event.		
Remar		: 12, 34 0 to 5	l, 05														

9.3.5 Operation

(1) Edge detection

The edge detection timing is shown below.





(2) Basic operation of timer 2

Figures 9-64 to 9-67 show the basic operation of timer 2.

Figure 9-64. Timer 2 Up-Count Timing (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B, ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, CASE1 Bit = 0)




Figure 9-65. External Control Timing of Timer 2 (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 0)




Figure 9-66. Operation in Timer 2 Up-/Down-Count Mode (When TCRE0 Register's ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 0)




Figure 9-67. Timing in 32-Bit Cascade Operation Mode (When TCRE0 Register's UDSEn1, UDSEn0 Bits = 00B, ECEEn Bit = 0, ECREn Bit = 0, CLREn Bit = 0, OSTEn Bit = 0, CEEn Bit = 1, CASE1 Bit = 1)

fcu CTC	
CASC ^{Note} [TB1]	
CNT[TB0]	
CNT[TB1]	1234H X 1235H
detecte	he 32-bit mode, CASC (CNT = MAX. for TM20) is input to TM21 and the CTC rising edge is ed, TM21 performs count operation.
	CASC: TM21 count signal input in 32-bit mode
	CNT: Count value of timer 2
	CTC: TM21 count signal input in 32-bit mode
	TB0: Count value of TM20
	TB1: Count value of TM21
3.	n = 0, 1


(3) Operation of capture/compare register (sub-channels 1 to 4)

Sub-channels 1 to 4 receive the count value of the timer 2 multiplex count generator.

The multiplex count generator is an internal unit of TM2n that supplies the multiplex count value MUXCNT to sub-channels 1 to 4. The count value of TM20 is output to sub-channels 1 to 4 at the rising edge of MUXTB0, and the count value of TM21 is output to sub-channels 1 to 4 at the rising edge of MUXTB1.

Figure 9-68 shows the block diagram of the timer 2 multiplex count generator, and Figure 9-69 shows the multiplex count timing.








Figure 9-69. Multiplex Count Timing

Figures 9-70 to 9-75 show the operation of the capture/compare register (sub-channels 1 to 4).

Figure 9-70. Capture Operation: 16-Bit Buffer-Less Mode (When Operation Is Delayed Through Setting of LNKEy Bit of CMSEx0 Register, and CMSEx0 Register's CCSEy Bit = 0, BFEEy Bit = 0, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)




Figure 9-71. Capture Operation: Mode with 16-Bit Buffer^{Note 1}

(When CMSEx0 Register's TByE1 Bit = 0, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = 1, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)




Figure 9-72. Capture Operation: 32-Bit Cascade Operation Mode (When CMSEx Register's TByE1 Bit = 1, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = Arbitrary, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)




Figure 9-73. Capture Operation: Capture Control by Software and Trigger Timing (When CMSEx0 Register's TByE1 Bit = 0, TByE0 Bit = 1, CCSEy Bit = 0, LNKEy Bit = 0, BFEEy Bit = 1)

fcik MUXTB0 MUXTB1 MUXCNT EEVEy bit ^{Note 1} SEVEy bit ^{Note 2} ED1	5 1 6 2 7 3 8 4 9 5 10 6 11 7 12 8 13 9 14 10 TB1 TB0 TB1 TB0
CAPTURE_P	
CAPTURE_S	
BUFFER	
CVSEm0 register	Undefined X 4 X 9
-	
CVPEm0 register	Undefined X 4
 Notes 1. EEVEy bit of CMSEx0 register 2. SEVEy bit of CSCE0 register Remarks 1. fcLK: Base clock 2. BUFFER: Timing of write operation from CVSEm0 register to CVPEm0 register CAPTURE_P: Capture trigger signal of main capture register CAPTURE_S: Capture trigger signal of sub capture register ED1: Capture event signal input from edge selector MUXCNT: Count value to sub-channel m MUXTB0, MUXTB1: Multiplex signal of TM20, TM21 TB0: Count value of TM20 TB1: Count value of TM21 	
TBC TB1	D: Count value of TM20

Figure 9-74. Compare Operation: Buffer-Less Mode (When CMSEx0 Register's CCSEy Bit = 1, LNKEy Bit = Arbitrary, BFEEy Bit = 0)





Figure 9-75. Compare Operation: Mode with Buffer (When Operation Is Delayed Through Setting of LNKEy Bit of CMSEx0 Register, CMSEx0 Register's CCSEy Bit = 1, BFEEy Bit = 1)



(4) Operation of capture/compare register (sub-channels 0, 5)

Figures 9-76 and 9-77 show the operation of the capture/compare register (sub-channels 0, 5).

Figure 9-76. Capture Operation: Timer 2 Count Value Read Timing (When CMSE050 Register's CCSEy Bit = 0, EEVEy Bit = 1, and CSCE0 Register's SEVEy Bit = 0)







Figure 9-77. Compare Operation: Timing of Compare Match and Write Operation to Register (When CMSE050 Register's CCSEy Bit = 1, EEVEy Bit = Arbitrary, and CSCE0 Register's SEVEy Bit = Arbitrary)




(5) Operation of output circuit

Figures 9-78 to 9-81 show the output circuit operation.











Figure 9-80. Signal Output Operation: During Software Control (When OCTLE0 Register's OTMEn1, OTMEn0 Bits = Arbitrary, SWFEn Bit = 1, and ODELE0 Register's ODLEn2 to ODLEn0 Bits = 0)

fclк	
ALVEn bit ^{Note}	
TO2n timer output	
Note ALVEn bit o	f OCTLE0 register
Remarks 1. fclk:	Base clock
2. n =	1 to 4

Figure 9-81.	Signal Output Operation: During Delay Output Operation
	(When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 0, ALVEn = 0, SWFEn Bit = 0)



9.3.6 PWM output operation when timer 2 operates in compare mode

(1) Operation when TO2n pin performs PWM output operation in toggle mode 1

In toggle mode 1, the TO2n output (internal) becomes inactive triggered by a signal when TM20 = 0, and becomes active triggered by a sub-channel 1 (CVPEn0 register) compare match signal. In accordance with the state of this TO2n (internal), the TO2n pin outputs a high or low level depending on the OCTLE0.ALVEn bit setting.

Figure 9-82. Normal Output Operation

(When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 01, ODELE0 Register's ODLEn2 to ODLEn0 Bits = 000)

fс∟к				,		
TM20	<u>05 06 07</u>	(X 00) 01) 02) 03) 04	<u> 05 X 06 X 07</u>	X 00 X 01 X 02 X 03 X 04	X 05 X 06 X 07	XX00X01
CVSE00 register			0008H			
CVSEn0 register			0005H			
TM20 = 0		1		η		
CVSEn0 register match signal			η		Π	
TO2n (internal)		Inactive state	Active state	Inactive state	Active state	
TO2n output (ALVEn bit = 0)						
TO2n output (ALVEn bit = 1)				[l	
Remark n = 1	to 4					

- (2) Operation when TO2n pin output is controlled by manipulating OCTLE0.SWFEn bit in toggle mode 1
 - (a) When a sub-channel n compare match signal is output immediately after the SWFEn bit is cleared to 0

Figures 9-83 and 9-84 show the waveforms when output from the TO2n output pin is started or ended by manipulating the SWFEn bit in toggle mode 1.

In the V850E/IA1, timer 2 outputs a level according to the ALVEn bit setting (low level when ALVEn bit = 0, and high level when ALVEn bit = 1) by fixing the TO2n output to the inactive state when the SWFEn bit is 1. When the SWFEn bit is 0, TO2n (internal) synchronizes with a trigger signal and an active or inactive level is output from the TO2n output pin.

However, TO2n output is forcibly fixed to the active state when the SWFEn bit is cleared to 0, and inactive state when the SWFEn bit is set to 1.

Therefore, if the sub-channel n compare match signal is output immediately after the SWFEn bit is cleared to 0, the active period from when the SWFEn bit is cleared to 0 to when the compare match signal is output will be added to the ordinary TO2n output active period, so the first active period becomes long (refer to **Figure 9-83**).

Figure 9-83. When Output Operation Is Started/Ended Normally

(When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 01, ODELD0 Register's ODLEn2 to ODLEn0 Bits = 000)

									_
fclk		$\downarrow \Box \Box \downarrow$		$ \sqcup \sqcup \sqcup$	$ \sqcup \sqcup \sqcup \sqcup \sqcup$	\Box \Box \Box \Box \Box	ᅵᅛᅛᄔ		┦└
TM20	05 X 06 X 07	XX 00X 01 X (02 (03) 04	(05 (06 (07	XX 00 X 01 X 02 X 03	(04)(05)(06)(07)	XX 00 X 01 X 02	X 03 X 04	X 05
CVSE00 register				0008H					
CVSEn0 register				0005H					
TM20 = 0		<u>л</u>			Π		Π		
CVSEn0 register match signal				Γ					л_
SWFEn bit			7					Inactive	state
TO2n (internal)	Inactive	state (fixed)	Act	ive state	Inactive state	Active state	Inactive state		
TO2n output (ALVEn bit = 0)				 :					
TO2n output (ALVEn bit = 1)]				
Remark n	= 1 to 4								

(b) When the trigger signal of TM20 = 0 is output immediately after the SWFEn bit is cleared to 0

When the trigger signal of TM20 = 0 is output immediately after the SWFEn bit is cleared to 0, from when the SWFEn bit is cleared to 0 to when the trigger signal of TM20 = 0 is output is the first active period, so a pulse shorter than the active period of the ordinary TO2n output is output.

In addition, since TO2n output is forcibly fixed to the inactive level when the SWFEn bit is set to 1, the active level output period also becomes shorter if the SWFEn bit is set to 1 while an active level is being output (refer to **Figure 9-84**).

Figure 9-84. When Output Operation Is Started/Ended Normally (When OCTLE0 Register's OTMEn1, OTMEn0 Bits = 01, ODELD0 Register's ODLEn2 to ODLEn0 Bits = 000)

fськ						, n n n n n n n n n n n n n n n n n n n		цпл	
TM20	02(03)(04)(05	5 X 06 X 07 X	X 00 X 01 X 02	X 03 X 04	<u> </u>	XX00X 01 X 02	<u>X 03 X 04 X (</u>)5 (06 (0	7 00
CVSE00 register					0008H				<u>+</u>
CVSEn0 register					0005H				
TM20 = 0						Π			
CVSEn0 register match signal	1				Π		ղ		
SWFEn bit	Inactive state	┓						Inactive	e state
TO2n (internal)	(fixed)	Active state	Inactive	state	Active state	Inactive	state	(fixe	ed)
TO2n output (ALVEn bit = 0)								Active	e state
TO2n output (ALVEn bit = 1)		1			l				
Remark n	= 1 to 4								

9.4 Timer 3

9.4.1 Features (timer 3)

Timer 3 (TM3) is a 16-bit timer/counter that can perform the following operations.

- Interval timer function
- PWM output
- External signal cycle measurement

9.4.2 Function overview (timer 3)

- 16-bit timer/counter (TM3): 1 channel
- Capture/compare registers: 2
- Count clock division selectable by prescaler (set the frequency of the count clock to 16 MHz or less)
- Base clock (fcLκ): 2 types (set fcLκ to 32 MHz or less) fxx and fxx/2 can be selected
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clo	ock (fc∟к)
	fxx Selected	fxx/2 Selected
1/2	fxx/2	fxx/4
1/4	fxx/4	fxx/8
1/8	fxx/8	fxx/16
1/16	fxx/16	fxx/32
1/32	fxx/32	fxx/64
1/64	fxx/64	fxx/128
1/128	fxx/128	fxx/256
1/256	fxx/256	fxx/512

- Interrupt request sources
 - Capture/compare match interrupt requests: 2 sources
 In case of capture register: INTCC3n generated by INTP3n input
 In case of compare register: INTCC3n generated by CC3n match signal
 - Overflow interrupt request: 1 source
 INTTM3 generated upon overflow of TM3 register
- Timer/counter count clock sources: 2 types (Selection of external pulse input, internal system clock cycle)
- One of two operation modes when the timer/counter overflows can be selected: free-running mode or overflow stop mode
- The timer/counter can be cleared by match of timer/counter and compare register
- External pulse output (TO3): 1

Remarks 1. fxx: Internal system clock

2. n = 0, 1

9.4.3 Basic configuration

Timer	Count	t Clock	Register	Read/Write	Generated	Capture	Timer Output
	Note 1	Note 2			Interrupt Signal	Trigger	S/R
Timer 3	fxx/2, fxx/4, fxx/8, fxx/16, fxx/32,	fxx/4, fxx/8, fxx/16, fxx/32, fxx/64,	TM3 CC30	Read Read/write	INTTM3 INTCC30	- INTP30	- TO3 (S)
	fxx/64, fxx/128, fxx/256	fxx/128, fxx/256, fxx/512	CC31	Read/write	INTC31	INTP31	TO3 (R)


Table 9-12. Timer 3 Configuration List

Notes 1. When fxx is selected as the base clock (fclk) of TM3

- 2. When fxx/2 is selected as the base clock (fcLK) of TM3
- Remark fxx: Internal system clock S/R: Set/Reset

Figure 9-85 shows the block diagram of timer 3.





(1) Timer 3 (TM3)

TM3 functions as a 16-bit free-running timer or as an event counter for an external signal. Besides being mainly used for cycle measurement, TM3 can be used as pulse output. TM3 is read-only, in 16-bit units.

Cautions 1. The TM3 register can only be read. If writing is performed to the TM3 register, the subsequent operation is undefined.

- 2. If the TM3CAE bit of the TMC30 register is cleared (0), a reset is performed asynchronously.
- 3. Continuous reading of TM3 is prohibited. If TM3 is continuously read, the second read value may differ from the actual value.

Figure 9-86. Timer 3 (TM3)

ТМЗ	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address II FFFFF680H	nitial value 0000H
						1												

TM3 performs the count-up operations of an internal count clock or external count clock. Timer starting and stopping are controlled by the TM3CE bit of timer control register 30 (TMC30).

The internal or external count clock is selected by the ETI bit of timer control register 31 (TMC31).

(a) Selection of the external count clock

TM3 operates as an event counter.

When the ETI bit of timer control register 31 (TMC31) is set (1), TM3 counts the valid edges of the external clock input (TI3), synchronized with the internal count clock. The valid edge is specified by valid edge selection register (SESC).

Caution If the INTP30, TI3, and TCLR3 pins are used as the TI3 and TCLR3, either mask the INTP30 interrupt or set CC3n in compare mode (n = 0, 1).

(b) Selection of the internal count clock

TM3 operates as a free-running timer.

When an internal clock is specified as a count clock by timer control register 31 (TMC31), TM3 is counted up for each input clock cycle specified by the CS2 to CS0 bits of the TMC30 register.

A division by the prescaler can be selected for the count clock from among fclk/2, fclk/4, fclk/8, fclk/16, fclk/22, fclk/64, fclk/128 and fclk/256 by the TMC30 register (fclk: base clock).

An overflow interrupt can be generated if the timer overflows. Also, the timer can be stopped following an overflow by setting the OST bit of the TMC31 register to 1.

Caution The count clock cannot be changed while the timer is operating.

The conditions when the TM3 register becomes 0000H are shown below.

(i) Asynchronous reset

- TM3CAE bit of TMC30 register = 0
- Reset input

(ii) Synchronous reset

- TM3CE bit of TMC30 register = 0
- The CC30 register is used as a compare register, and the TM3 and CC30 registers match when clearing the TM3 register is enabled (CCLR bit of the TMC31 register = 1)

(2) Capture/compare registers 30 and 31 (CC30 and CC31)


These capture/compare registers 30 and 31 are 16-bit registers.

They can be used as capture registers or compare registers according to the CMS1 and CMS0 bit specifications of timer control register 31 (TMC31).

These registers can be read/written in 16-bit units (however, write operations can only be performed in compare mode).

Caution Continuous reading of CC3n is prohibited. If CC3n is continuously read, the second read value may differ from the actual value. If CC3n must be read twice, be sure to read another register between the first and the second read operation.

Incorrect usage example
CC30 read
CC30 read
CC31 read
CC31 read



(a) Setting these registers to capture registers (CMS1 and CMS0 of TMC31 = 0)

When these registers are set to capture registers, the valid edges of the corresponding external interrupt signals INTP30 and INTP31 are detected as capture triggers. The timer TM3 is synchronized with the capture trigger, and the value of TM3 is latched in the CC30 and CC31 registers (capture operation).

The valid edge of the INTP30 pin is specified (rising, falling, or both edges) according to the IES301 and IES300 bits of the SESC register, and the valid edge of the INTP31 pin is specified according to the IES311 and IES310 bits of the SESC register.

The capture operation is performed asynchronously relative to the count clock. The latched value is held in the capture register until the next capture operation is performed.

When the TM3CAE bit of timer control register 30 (TMC30) is 0, 0000H is read.

If these registers are specified as capture registers, an interrupt is generated by detecting the valid edge of signals INTP30 and INTP31.

Caution If the capture operation and the TM3 register count prohibit setting (TM3CE bit of TMC30 register = 0) timings conflict, the captured data becomes undefined, and no INTCC3n interrupt is generated (n = 0, 1).

(b) Setting these registers to compare registers (CMS1 and CMS0 of TMC31 = 1)

When these registers are set to compare registers, the TM3 and register values are compared for each count clock, and an interrupt is generated by a match. If the CCLR bit of timer control register 31 (TMC31) is set (1), the TM3 value is cleared (0) at the same time as a match with the CC30 register (it is not cleared (0) by a match with the CC31 register).

A compare register is equipped with a set/reset output function. The corresponding timer output (TO3) is set or reset, synchronized with the generation of a match signal.

The interrupt selection source differs according to the function of the selected register.

- Cautions 1. To write to capture/compare registers 30 and 31 (CC30, CC31), always set the TM3CAE bit to 1 first. When the TM3CAE bit is 0, even if writing to registers CC30 and CC31, the data that is written will be invalid because the reset is asynchronous.
 - Perform a write operation to capture/compare registers 30 and 31 after setting them to compare registers according to the TMC30, TMC31 register setting. If they are set to capture registers (CMS1 and CMS0 bits of TMC31 register = 0), no data is written even if a write operation is performed to CC30 and CC31.
 - 3. When these registers are set to compare registers, INTP30 and INTP31 cannot be used as external interrupt input pins.

9.4.4 Control registers

(1) Timer 3 clock selection register (PRM03)

The PRM03 register is used to select the base clock (f_{CLK}) of timer 3 (TM3). This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Always set this register before using the timer.

2. Set fclk to 32 MHz or less.

PRM03	7	6	5	4	3	2	1	0 PRM3	Address FFFFF690H	Initial value 00H		
L		0	•	Ŭ	Ū	0	Ŭ	TRINO		0011		
Bit pos	sition	Bit name	Э				Functio	n				
0		PRM3	C	Specifies the base clock (fcLk) of timer 3 (TM3). 0: fxx/2 (when fxx > 32 MHz) 1: fxx (when fxx \leq 32 MHz)								

(2) Timer control register 30 (TMC30)

The TMC30 register controls the operation of TM3. This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. The TM3CAE bit and other bits cannot be set at the same time. Be sure to set the TM3CAE bit and then set the other bits and the other registers of TM3. To use an external pin related to the timer function when using timer 3, be sure to set (1) the TM3CAE bit after setting the external pin to the control mode.
 - 2. If occurrence of an overflow conflicts with writing to the TMC30 register, the value of the TM30VF bit is the value written to the TMC30 register.

	<7>	6	5	4	3	2	<1>	<0>	Address	Initial value
TMC30	TM3OVF	CS2	CS1	CS0	0	0	TM3CE	TM3CAE	FFFFF686H	00H
Bit p	osition	Bit nam	e				Functio	n		
	7	TM3OVF	C 1 The inte the con is c clea ger The	errupt reque compare nparison of cleared to ared and t herated.	low bit become est (INTTM mode (CM TM3 and 0000H fol the TM3O bit holds a	es "1" whe I3) is gend IS0 bit of CC30 is e Iowing ma VF bit do "1" until "	erated at the the TMC3 ⁻ enabled (CC atch at FFF bes not bec 0" is written	e same time 1 register = LR bit of TN FH, TM3 i come "1", n to it or an a	FFFH to 0000H . However, if C 1) and match MC31 register = s considered t tor is the INT synchronous re	CC30 is set to a clear during = 1), and TM3 o have beer TM3 interrup eset is applied

(2/2)

Bit position	Bit name				Function				
6 to 4	CS2 to CS0	Selects the ir	iternal coun	t clock for T	M3.				
		CS2	CS1	CS0	Count clock				
		0	0	0	fclk/2				
		0	0	1	fclk/4				
		0	1	0	fclk/8				
		0	1	1	fclк/16				
		1	0	0	fclк/32				
		1	0	1	fськ/64				
		1	1	0	fclк/128				
		1	1	1	fclк/256				
1	ТМЗСЕ	1: Perform	t 0000H and does not operate) hal pulse output (TO3) becomes inactive lev						
		(the active level of TO3 output is set with the ALV bit of the TMC31 register).							
0	TM3CAE			set entire TN	M3 unit. Stop base clock supply to TM3 unit. 3 unit.				
		2.	s set, the TM3 unit can be reset the TM3 unit is in a reset state. To operate NE = 1. hit is changed from "1" to "0", all the unit are initialized. When again setting to then again set all the registers of the TM						

(3) Timer control register 31 (TMC31)

The TMC31 register controls the operation of TM3. This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. Do not change the bits of the TMC31 register during timer operation. If they are to be changed, they must be changed after setting the TM3CE bit of the TMC30 register to "0". If the TMC31 register is overwritten during timer operation, the operation is not guaranteed.
 - 2. If the ENT1 bit and the ALV bit are changed simultaneously, a glitch (spike-shaped noise) may be generated in the TO3 pin output. Either design the circuit that will not malfunction even if a glitch is generated, or make sure that the ENT1 bit and the ALV bit do not change at the same time.
 - TO3 output remains unchanged by external interrupt signals (INTP30, INTP31). When using the TO3 signal, set the capture/compare register to the compare register (CMS1, CMS0 bits of TMC31 register = 1).

Remark A reset takes precedence for the flip-flop of the TO3 output.

Г	7	6	5	4	3	2	1	0	Address	Initial value					
MC31	OST	ENT1	ALV	ETI CCLR ECLR CMS1 CMS0 FFFFF688H 20H											
Bit po	osition	Bit na	me	Function											
	7	OST		 Sets the operation when TM3 overflows. 0: Continue count operation after overflow (free-running mode) 1: After overflow, timer holds 0000H and stops count operation (overflow stop mode). At this time, the TM3CE bit of TMC30 remains "1". The count operation is resumed by again writing "1" to the TM3CE bit. 											
	6	ENT1		 Enables/disables output of external pulse output (TO3). 0: Disable external pulse output. Output of inactive level of ALV bit to TO3 pin is fixed. TO3 pin level remains unchanged even if match signal from corresponding compare register is generated. 1: Enable external pulse output. Compare register match causes TO3 output to change. However, in capture mode, TO3 output does not change. An ALV bit inactive level is output from the time when timer output is enabled until a match signal is generated. Caution If either CC30 or CC31 is specified as a capture register, the ENT1 											
					bit must be	e set to "0'									
!	5	ALV		1: Active	ctive level o e level is lov e level is hig The initial	v level. jh level.	·								
	4	ETI		 Switches count clock between external clock and internal clock. 0: Specifies input clock (internal). The count clock can be selected with bits CS2 to CS0 of TMC30. 1: Specifies external clock (TI3). Valid edge can be selected with bits TES31, TES30 of SESC. 											
:	3	CCLR		 Enables/disables TM3 clearing during compare operation. 0: Disable clearing. 1: Enable clearing (TM3 is cleared when CC30 and TM3 match during compare operation). 											
:	2	ECLR		Enables TM3 clearing by external clear input (TCLR3). 0: Disable clearing by TCLR3. 1: Enable clearing by TCLR3 (counting resumes after clearing).											
	1	CMS1		Selects operation mode of capture/compare register (CC31). 0: Register operates as capture register. 1: Register operates as compare register.											
)	CMS0	;	 Selects operation mode of capture/compare register (CC30). 0: Register operates as capture register. 1: Register operates as compare register. 											

(4) Valid edge selection register (SESC)

This register specifies the valid edge of external interrupt requests (TI3, TCLR3, INTP30, INTP31) from an external pin.

The rising edge, the falling edge, or both rising and falling edges can be specified as the valid edge independently for each pin.

This register can be read/written in 8-bit or 1-bit units.

Caution Do not change the bits of SESC register during timer operation. If they are to be changed, they must be changed after setting the TM3CE bit of the TMC30 register to "0". If the SESC register is overwritten during timer operation, the operation is not guaranteed.

SESC	7 TES31	6 TES30	5 CES31	4 CES30	3 IES311	2 IES310	1 IES301	0 IES300	Address FFFF689H	Initial value 00H
SESC L		ГІЗ		_R3		P31		P30	ггггооэп	UUH
Bit po:	sition	Bit na	ne				Funct	on		
7,	6	TES31, TE	S30 S	Specifies th	e valid edg	e of INTP3	0, INTP31	pins, TCLR	3, and TI3 pins.	
5,	4	CES31, CE	S30	xESn1	xESn0			Operation	on	
				0	0	Falling ec	lge			
3,	2	IES311, IE	S310	0	1	Rising ed	ge			
				1	0	Setting pr	ohibited			
1,	0	IES301, IE	S300	1	1	Both risin	g and fallin	g edges		
Remark	x n = 3	3, 30, 31								

9.4.5 Operation

(1) Count operation

Timer 3 can function as a 16-bit free-running timer or as an external signal event counter. The setting for the type of operation is specified by timer control register 3n (TMC3n) (n = 0, 1).

When it operates as a free-running timer, if the CC30 or CC31 register and the TM3 count value match, an interrupt signal is generated and the timer output signal (TO3) can be set or reset. Also, a capture operation that holds the TM3 count value in the CC30 or CC31 register is performed, synchronized with the valid edge that was detected from the external interrupt request input pin as an external trigger. The capture value is held until the next capture trigger is generated.

Caution If the INTP30/TI3/TCLR3 pin is used as TI3 or TCLR3, either mask the INTP30 interrupt or set the CC3n register to compare mode (n = 0, 1).




Figure 9-87. Basic Operation of Timer 3

(2) Overflow

When the TM3 register has counted the count clock from FFFFH to 0000H, the TM3OVF bit of the TMC30 register is set (1), and an overflow interrupt (INTTM3) is generated at the same time. However, if the CC30 register is set to compare mode (CMS0 bit = 1) and to the value FFFFH when match clearing is enabled (CCLR bit = 1), then the TM3 register is considered to be cleared and the TM3OVF bit is not set (1) when the TM3 register changes from FFFFH to 0000H. Also, the overflow interrupt (INTTM3) is not generated.

When the TM3 register is changed from FFFFH to 0000H because the TM3CE bit changes from 1 to 0, the TM3 register is considered to be cleared, but the TM3OVF bit is not set (1) and no INTTM3 interrupt is generated.

Also, timer operation can be stopped after an overflow by setting the OST bit of the TMC31 register to 1. When the timer is stopped due to an overflow, the count operation is not restarted until the TM3CE bit of the TMC30 register is set (1).

Operation is not affected even if the TM3CE bit is set (1) during a count operation.




Figure 9-88. Operation After Overflow (When OST = 1)

(3) Capture operation


The TM3 register has two capture/compare registers. These are the CC30 register and the CC31 register. A capture operation or a compare operation is performed according to the settings of both the CMS1 and CMS0 bits of the TMC31 register. If the CMS1 and CMS0 bits of the TMC31 register are set to 0, the register operates as a capture register.


A capture operation that captures and holds the TM3 count value asynchronously relative to the count clock is performed synchronized with an external trigger. The valid edge that is detected from an external interrupt request input pin (INTP30 or INTP31) is used as an external trigger (capture trigger). The TM3 count value during counting is captured and held in the capture register, synchronized with that capture trigger signal. The capture register value is held until the next capture trigger is generated.

Also, an interrupt request (INTCC30 or INTCC31) is generated by INTP30 or INTP31 signal input.

The valid edge of the capture trigger is set by valid edge selection register (SESC).

If both the rising and falling edges are set as capture triggers, the input pulse width from an external source can be measured. Also, if only one of the edges is set as the capture trigger, the input pulse cycle can be measured.








Figure 9-90. TM3 Capture Operation Example (When Both Edges Are Specified)

(4) Compare operation

The TM3 register has two capture/compare registers. These are the CC30 register and the CC31 register. A capture operation or a compare operation is performed according to the settings of both the CMS1 and CMS0 bits of the TMC31 register. If 1 is set in the CMS1 and CMS0 bits of the TMC31 register, the register operates as a compare register.

A compare operation that compares the value that was set in the compare register and the TM3 count value is performed.

If the TM3 count value matches the value of the compare register, which had been set in advance, a match signal is sent to the output controller. The match signal causes the timer output pin (TO3) to change and an interrupt request signal (INTCC30, INTCC31) to be generated at the same time.

If the CC30 or CC31 register is set to 0000H, the 0000H after the TM3 register counts up from FFFFH to 0000H is judged as a match. In this case, the value of the TM3 register is cleared to 0 at the next count timing, but 0000H is not judged as a match at that time. 0000H when the TM3 register begins counting is not judged as a match either.

If match clearing is enabled (CCLR bit = 1) for the CC30 register, the TM3 register is cleared when a match with the TM3 register occurs during a compare operation.




Figure 9-91. Compare Operation Example (1/2)




Figure 9-91. Compare Operation Example (2/2)

(5) External pulse output

Timer 3 has one timer output pin (TO3).

An external pulse output (TO3) is generated when a match of the two compare registers (CC30 and CC31) and the TM3 register is detected.


If a match is detected when the TM3 count value and the CC30 value are compared, the output level of the TO3 pin is set. Also, if a match is detected when the TM3 count value and the CC31 value are compared, the output level of the TO3 pin is reset.

The output level of the TO3 pin can be specified by the TMC31 register.

ENT1 ALV TO3 Output External Pulse Output **Output Level** 0 0 High level Disable 1 Disable Low level 0 1 0 Enable When the CC30 register is matched: Low level When the CC31 register is matched: High level 1 1 Enable When the CC30 register is matched: High level When the CC31 register is matched: Low level

 Table 9-13.
 TO3 Output Control





*


9.4.6 Application examples


(1) Interval timer

By setting the TMC30 and TMC31 registers as shown in Figure 9-93, timer 3 operates as an interval timer that repeatedly generates interrupt requests with the value that was set in advance in the CC30 register as the interval.

When the counter value of the TM3 register matches the setting value of the CC30 register, the TM3 register is cleared (0000H) and an interrupt request signal (INTCC30) is generated at the same time that the count operation resumes.










(2) PWM output

By setting the TMC30 and TMC31 registers as shown in Figure 9-95, timer 3 can output a PWM of the frequency determined by the setting of the CS2 to CS0 bits of the TMC30 register with the values that were set in advance in the CC30 and CC31 registers as the intervals.

When the counter value of the TM3 register matches the setting value of the CC30 register, the TO3 output becomes active. Then, when the count value of the TM3 register matches the setting value of the CC31 register, the TO3 output becomes inactive. The TM3 register continues counting, and when an overflow occurs, clears the count value to 0000H and continues counting. This enables a PWM of the frequency determined by the setting of the CS2 to CS0 bits of the TMC30 register to be output. When the setting value of the CC31 register are the same, the TO3 output remains inactive and does not change.

The active level of TO3 output can be set by the ALV bit of the TMC31 register.



Supply input clocks to internal units Enable count operation TMC31 0 1 0/1 0 0/1 1 1 Use CC30 register as compare register Use CC31 register as compare register Use CC31 register as compare register Disable clearing of TM3 register due to match with CC30 register Enable external pulse output (TO3) Continue counting after TM3 register	TMC30	0/1	- CS2 0/1	CS1 0/1	CS0 0/1	0	0	1	TM3CAE	
TMC31 0 1 0/1 0/1 0 0/1 1 1 Use CC30 register as compare register Use CC31 register as compare register Use CC31 register as compare register Disable clearing of TM3 register due to match with CC30 register Enable external pulse output (TO3)										
Use CC30 register as compare register Use CC31 register as compare register Use CC31 register as compare register Disable clearing of TM3 register due to match with CC30 register Enable external pulse output (TO3)		OST	ENT1	ALV	ETI	CCLR	ECLR	CMS1	CMS0	
Use CC31 register as compare register Disable clearing of TM3 register due to match with CC30 register Enable external pulse output (TO3)	TMC31	0	1	0/1	0/1	0	0/1	1	1	
overflows										Use CC31 register as compare register Disable clearing of TM3 register due to match with CC30 register Enable external pulse output (TO3) Continue counting after TM3 register




Figure 9-96. PWM Output Operation Timing Example

(3) Cycle measurement

By setting the TMC30 and TMC31 registers as shown in Figure 9-97, timer 3 can measure the cycle of signals input to the INTP30 pin or INTP31 pin.

The valid edge of the INTP30 pin is selected according to the IES301 and IES300 bits of the SESC register, and the valid edge of the INTP31 pin is selected according to the IES311 and IES310 bits of the SESC register. Either the rising edge, the falling edge, or both edges can be selected as the valid edges of both pins.

If the CC30 register is set to a capture register and TM3 is started, the valid edge input of the INTP30 pin is set as the trigger for capturing the TM3 register value in the CC30 register. When this value is captured, an INTCC30 interrupt is generated.


Similarly, if the CC31 register is set to a capture register and TM3 is started, the valid edge input of the INTP31 pin is set as the trigger for capturing the TM3 register value in the CC31 register. When this value is captured, an INTCC31 interrupt is generated.

The cycle of signals input to the INTP30 pin is calculated by obtaining the difference between the TM3 register's count value (Dx) that was captured in the CC30 register according to the x-th valid edge input of the INTP30 pin and the TM3 register's count value (D(x+1)) that was captured in the CC30 register according to the (x+1)-th valid edge input of the INTP30 pin and multiplying the value of this difference by the cycle of the clock control signal.

The cycle of signals input to the INTP31 pin is calculated by obtaining the difference between the TM3 register's count value (Dx) that was captured in the CC31 register according to the x-th valid edge input of the INTP31 pin and the TM3 register's count value (D(x+1)) that was captured in the CC31 register according to the (x+1)-th valid edge input of the INTP31 pin and multiplying the value of this difference by the cycle of the clock control signal.

	TM3OV	F CS2	CS1	CS0			TM3CE	TM3CAE	
TMC30	0/1	0/1	0/1	0/1	0	0	1	1	
									Supply input clocks to internal units Enable count operation
	OST	ENT1	ALV	ETI	CCLR	ECLR	CMS1	CMS0	
TMC31	0	0/1	0/1	0/1	0/1	0/1	0	0	
									Use CC30 register as capture register (when measuring the cycle of INTP30 input)
									Use CC31 register as capture register (when measuring the cycle of INTP31 input)
									Continue counting after TM3 register overflows
emark	0/1: 3	Set to 0	or 1 a	s nece	essary				

Figure 9-97. Contents of Register Settings When Timer 3 Is Used for Cycle Measurement





9.4.7 Precautions

Various precautions concerning timer 3 are shown below.

- (1) If a conflict occurs between the reading of the CC30 register and a capture operation when the CC30 register is used in capture mode, an external trigger (INTP30) valid edge is detected and an external interrupt request signal (INTCC30) is generated however, the timer value is not stored in the CC30 register.
- (2) If a conflict occurs between the reading of the CC31 register and a capture operation when the CC31 register is used in capture mode, an external trigger (INTP31) valid edge is detected and an external interrupt request signal (INTCC31) is generated however, the timer value is not stored in the CC31 register.
- (3) The following bits and registers must not be rewritten during operation (TMC30 register TM3CE = 1).
 - CS2 to CS0 bits of TMC30 register
 - TMC31 register
 - SESC register
- (4) The TM3CAE bit of the TMC30 register is a TM3 reset signal. To use TM3, first set (1) the TM3CAE bit.
- (5) The analog noise elimination time + two count clocks are required to detect a valid edge of the external interrupt input (INTP30 or INTP31) and external clock input (TI3). Therefore, edge detection will not be performed normally for changes that are less than the analog noise elimination time + two count clocks. For the analog noise elimination, refer to **14.5 Noise Eliminator**.
- (6) The operation of an external interrupt output (INTCC30 or INTCC31) is automatically determined according to the operating state of the capture/compare registers 30, 31 (CC30, CC31). When the capture/compare register is used for a capture mode, the external trigger (INTP30, INTP31) is used for valid edge detection. When the capture/compare register is used for a compare mode, the external interrupt output is used for a match interrupt indicating a match with the TM3 register.
- (7) If the ENT1 and ALV bits of the TMC31 register are changed at the same time, a glitch (spike shaped noise) may be generated in the TO3 pin output. Either create a circuit configuration that will not malfunction even if a glitch is generated or make sure that the ENT1 and ALV bits do not change at the same time.

9.5 Timer 4

9.5.1 Features (timer 4)

Timer 4 (TM4) functions as a 16-bit interval timer.

9.5.2 Function overview (timer 4)

- 16-bit interval timer: 1 channel
- Compare register: 1
- Count clock selected from divisions of internal system clock (set the frequency of the count clock to 16 MHz or less)
- Base clock (fcLK): 1 type (set fcLK to 32 MHz or less) fxx/2
- Prescaler division ratio

The following division ratios can be selected according to the base clock (fcLK).

Division Ratio	Base Clock (fcLk)
1/2	fxx/4
1/4	fxx/8
1/8	fxx/16
1/16	fxx/32
1/32	fxx/64
1/64	fxx/128
1/128	fxx/256
1/256	fxx/512

- Interrupt request source: 1
 - Compare match interrupt
 INTCM4 generated with CM4 match signal
- Timer clear
 TM4 register can be cleared by CM4 register match.

Remark fxx: Internal system clock


9.5.3 Basic configuration

Table 9-14.	Timer 4 Configuration List	
-------------	-----------------------------------	--

Timer	Count Clock	Register	Read/Write	Generated Interrupt Signal	Capture Trigger	Timer Output S/R	Other Functions
Timer 4	fxx/4, fxx/8, fxx/16, fxx/32,	TM4	Read	-	-	_	-
	fxx/64, fxx/128, fxx/256, fxx/512	CM4	Read/write	INTCM4	_	_	_

Remark fxx: Internal system clock S/R: Set/Reset

Figure 9-99 shows the block diagram of timer 4.





(1) Timer 4 (TM4)

TM4 is a 16-bit timer. It is mainly used as an interval timer for software. Starting and stopping TM4 is controlled by the TM4CE0 bit of the timer control register 4 (TMC4). A division by the prescaler can be selected for the count clock from among fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256, and fxx/512 by the CS2 to CS0 bits of the TMC4 register (fxx: Internal system clock). TM4 is read-only, in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
TM4																	FFFF540H	0000H

The conditions for which the TM4 register becomes 0000H are shown below.

- Reset input
- TM4CAE0 bit = 0
- TM4CE0 bit = 0
- Match of TM4 register and CM4 register
- Overflow
 - Cautions 1. If the TM4CAE0 bit of the TMC4 register is cleared (0), a reset is performed asynchronously.
 - 2. If the TM4CE0 bit of the TMC4 register is cleared (0), a reset is performed, synchronized with the internal clock. Similarly, a synchronized reset is performed after a match with the CM4 register and after an overflow.
 - 3. The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the TM4CE0 bit is cleared (0).
 - 4. Up to 4 internal system clocks are required after a value is set in the TM4CE0 bit until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.
 - 5. After a compare match is generated, the timer is cleared at the next count clock. Therefore, if the division ratio is large, the timer value may not be zero even if the timer value is read immediately after a match interrupt is generated.

(2) Compare register 4 (CM4)

CM4 and the TM4 register count value are compared, and an interrupt request signal (INTCM4) is generated when a match occurs. TM4 is cleared, synchronized with this match. If the TM4CAE0 bit of the TMC4 register is set to 0, a reset is performed asynchronously, and the registers are initialized.

The CM4 register is configured with a master/slave configuration. When a write operation to a CM4 register is performed, data is first written to the master register and then the master register data is transferred to the slave register. In a compare operation, the slave register value is compared with the count value of the TM4 register. When a read operation to a CM4 register is performed, data in the master side is read out. CM4 can be read/written in 16-bit units.

Cautions 1. A write operation to a CM4 register requires 4 internal system clocks until the value that was set in the CM4 register is transferred to internal units. When writing continuously to the CM4 register, be sure to reserve a time interval of at least 4 internal system clocks.

- 2. The CM4 register can be overwritten only once in a single TM4 register cycle (from 0000H until an INTCM4 interrupt is generated due to a match of the TM4 register and CM4 register). If this cannot be secured by the application, make sure that the CM4 register is not overwritten during timer operation.
- 3. Note that an INTCM4 interrupt will be generated after an overflow if a value less than the counter value is written in the CM4 register during TM4 register operation (Figure 9-100).

CM4 FFFF542H 0000H		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
	CM4																	FFFF542H	0000H




Figure 9-100. Example of Timing During TM4 Operation

9.5.4 Control register

(1) Timer control register 4 (TMC4)

The TMC4 register controls the operation of timer 4. This register can be read/written in 8-bit or 1-bit units.

Caution The TM4CAE0 bit and other bits cannot be set at the same time. Be sure to set the TM4CAE0 bit and then set the other bits and the other registers of TM4.

	7	6	5	4	3	2	<1>	<0>	Address	Initial value	
MC4	0	CS2	CS1	CS0	0	0	TM4CE0	TM4CAE0	FFFFF544H	00H	
	Bit position	Bit n	name		Function						
	6 to 4	CS2 to	CS0	Selects the	elects the TM4 count clock.						
				CS2	CS1	CS0		Coun	nt clock		
				0	0	0	fxx/4				
				0	0	1	fxx/8				
				0	1	0	fxx/16				
				0	1	1	fxx/32				
				1	0	0	fxx/64				
				1	0	1	fxx/128				
				1	1	0	fxx/256				
				1	1	1	fxx/512				
				Caution D a b	o not cha re to be c it to 0. If	inge the hanged, the CS2 t	CS2 to CS0 to they must be to CS0 bits a	e changed are overwri	tten during t	the TM4CE0	
_	1	TM4CE	ΞO	Caution D a b	o not cha re to be c it to 0. If peration,	nge the hanged, the CS2 t the opera	CS2 to CS0 b they must be	e changed are overwri	after setting ten during t	the TM4CE0	
	1	TM4CE	ĒO	Caution D a b c Controls the 0: Disable	o not cha re to be c it to 0. If peration, operation e count (tir	hange the (hanged, the CS2 t the operation of TM4. mer stopp	CS2 to CS0 to they must be to CS0 bits a	e changed ire overwri guaranteed	after setting tten during t I.	the TM4CE0	
	1	TM4CE	EO	Caution D a b o Controls the 0: Disable 1: Perform	o not cha re to be c it to 0. If peration, operation e count (tir n count op	hange the hanged , the CS2 the the opera of TM4. ner stopp peration	CS2 to CS0 b they must be to CS0 bits a ation is not g ed at 0000H	e changed are overwrin guaranteed and does n	after setting tten during ti I. ot operate)	the TM4CE0 imer	
	1	TM4CE	EO	Caution D a b o Controls the 0: Disable 1: Perforr Caution T	o not cha re to be c it to 0. If peration, operation count (tir n count op M4CE0 bi	nge the hanged, the CS2 t the opera of TM4. ner stopp peration t is not c	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H	e changed are overwri guaranteed and does n if a match	after setting tten during ti I. ot operate) is detected t	the TM4CE0 imer	
	1			Caution D al b o Controls the 0: Disable 1: Perforr Caution T c	o not cha re to be c it to 0. If peration, operation count (tir n count op M4CE0 bi	nge the hanged, the CS2 t the opera of TM4. ner stopp peration t is not c	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H	e changed are overwri guaranteed and does n if a match	after setting tten during ti I. ot operate) is detected t	the TM4CE0 imer	
	1	TM4CE TM4CA		Caution D a b c Controls the 0: Disable 1: Perforr Caution T c b Controls the	o not cha re to be c it to 0. If peration, operation e count (tir n count op M4CE0 bi ompare o it.	hange the (hanged, the CS2 f the operation of TM4. mer stopp beration t is not c peration.	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k.	e changed ire overwrin guaranteed and does n if a match e count ope	after setting tten during ti I. ot operate) is detected t eration, clear	the TM4CE0 imer by the the TM4CE0	
				Caution D a b c Controls the 0: Disable 1: Perforr Caution T c b Controls the	o not cha re to be c it to 0. If peration, operation e count (tir n count op M4CE0 bi ompare o it.	hange the (hanged, the CS2 f the operation of TM4. mer stopp beration t is not c peration.	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k.	e changed ire overwrin guaranteed and does n if a match e count ope	after setting tten during ti I. ot operate) is detected t	the TM4CE0 imer by the the TM4CE0	
				Caution D al b c Controls the 0: Disable 1: Perforr Caution T c b Controls the 0: Asynch unit.	o not cha re to be c it to 0. If peration, coperation count op M4CE0 bi ompare o it.	nge the c hanged, the CS2 t the operation of TM4. ner stopp peration t is not c peration.	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k.	e changed ire overwrin guaranteed and does n if a match e count ope	after setting tten during ti I. ot operate) is detected t eration, clear	the TM4CE0 imer by the the TM4CE0	
				Caution D al b o Controls the 0: Disable 1: Perforr Caution T c b Controls the 0: Asynch unit. 1: Supply	o not cha re to be c it to 0. If peration, coperation count op M4CE0 bi ompare o it. internal c pronously i base cloc	nge the c hanged, the CS2 f the operation of TM4. ner stopp peration t is not c peration.	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k. re TM4 unit.	e changed are overwrii guaranteed and does n if a match e count ope	after setting tten during ti I. ot operate) is detected t eration, clear	the TM4CE0 imer by the the TM4CE0	
				Caution D a b c Controls the 0: Disable 1: Perforr Caution T c b Controls the 0: Asynch unit. 1: Supply Cautions 1	o not cha re to be c it to 0. If peration, operation e count (tir n count op M4CE0 bi ompare o it. internal c base clock . When T asynchr	nge the (hanged, the CS2 f the operation of TM4. mer stopp beration t is not c peration. ount cloc reset entii k (fcLk) to M4CAE0 conously	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k. re TM4 unit. TM4 unit. = 0 is set, th	e changed are overwrin guaranteed and does n if a match e count ope Stop base o he TM4 unit	after setting tten during ti I. ot operate) is detected t eration, clear clock (fcικ) su	the TM4CE0 imer by the the TM4CE0 pply to TM4	
				Caution D a b c Controls the 0: Disable 1: Perforr Caution T c b Controls the 0: Asynch unit. 1: Supply Cautions 1	o not cha re to be c it to 0. If peration, operation count op M4CE0 bi ompare o it. internal c base cloc . When T asynchi . When T	Inge the C hanged, the CS2 f the Operation of TM4. mer stopp beration t is not c peration. ount cloc reset entii k (fcLK) to M4CAE0 M4CAE0	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k. re TM4 unit. = 0 is set, th = 0, the TM4	e changed are overwrin guaranteed and does n if a match e count ope Stop base o he TM4 unit	after setting tten during ti I. ot operate) is detected t eration, clear	the TM4CE0 imer by the the TM4CE0 pply to TM4	
				Caution D al b o Controls the 0: Disable 1: Perforr Caution T c b Controls the 0: Asynch unit. 1: Supply Cautions 1.	o not cha re to be c it to 0. If peration, coperation count op M4CE0 bi ompare o it. internal c base cloc . When T asynchr . When T TM4, fir	Inge the Carlor of TM4. The CS2 of the operation of TM4. The stopp operation of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of the content of	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the k. re TM4 unit. = 0 is set, th = 0, the TM4 l4CAE0 = 1.	e changed are overwrii guaranteed and does n if a match e count ope Stop base o he TM4 unit	after setting tten during ti I. ot operate) is detected t eration, clear clock (fcικ) su	the TM4CE0 imer by the the TM4CE0 pply to TM4 t To operate	
				Caution D al b o Controls the 0: Disable 1: Perforr Caution T c b Controls the 0: Asynch unit. 1: Supply Cautions 1.	o not cha re to be c it to 0. If peration, coperation count of M4CE0 bi ompare o it. internal c base cloc . When T asynchi . When T TM4, fir . When th	Inge the changed, the CS2 to the operation of TM4. The stopp peration to the net stopp peration to the net stopp peration. The stopp peration ount cloc reset entited (fcLK) to M4CAE0 conously. M4CAE0 st set TM the TM4C/	CS2 to CS0 to they must be to CS0 bits a ation is not g ed at 0000H leared even . To stop the . TM4 unit. = 0 is set, th = 0, the TM4 l4CAE0 = 1.	e changed ire overwrii guaranteed and does n if a match e count ope Stop base o he TM4 unit unit is in a anged fron	after setting tten during ti I. ot operate) is detected t eration, clear clock (fcLK) su t can be rese a reset state. n 1 to 0, all th	the TM4CE0 imer by the the TM4CE0 pply to TM4 t To operate	

9.5.5 Operation

(1) Compare operation

TM4 can be used for a compare operation in which the value that was set in a compare register (CM4) is compared with the TM4 count value.

If a match is detected by the compare operation, an interrupt (INTCM4) is generated. The generation of the interrupt causes TM4 to be cleared (0) at the next count timing. This function enables timer 4 to be used as an interval timer.

CM4 can also be set to 0. In this case, when an overflow occurs and TM4 becomes 0, a match is detected and INTCM4 is generated. Although the TM4 value is cleared (0) at the next count timing, INTCM4 is not generated according to this match.




Figure 9-101. TM4 Compare Operation Example (1/2)




Figure 9-101. TM4 Compare Operation Example (2/2)

9.5.6 Application example

(1) Interval timer

This section explains an example in which timer 4 is used as an interval timer with 16-bit precision. Interrupt requests (INTCM4) are output at equal intervals (refer to **Figure 9-101 TM4 Compare Operation Example**). The setup procedure is shown below.

- <1> Set (1) the TM4CAE0 bit.
- <2> Set each register.
 - Select the count clock using the CS2 to CS0 bits of the TMC4 register.
 - Set the compare value in the CM4 register.
- <3> Start counting by setting (1) the TM4CE0 bit.
- <4> If the TM4 register and CM4 register values match, an INTCM4 interrupt is generated.
- <5> INTCM4 interrupts are generated thereafter at equal intervals.

9.5.7 Precautions


Various precautions concerning timer 4 are shown below.


- (1) To operate TM4, first set (1) the TM4CAE0 bit of the TMC4 register.
- (2) Up to 4 internal system clocks are required after a value is set in the TM4CE0 bit of the TMC4 register until the set value is transferred to internal units. When a count operation begins, the count cycle from 0000H to 0001H differs from subsequent count cycles.
- (3) To initialize the TM4 register status and start counting again, clear (0) the TM4CE0 bit and then set (1) the TM4CE0 bit after an interval of 4 internal system clocks has elapsed.
- (4) Up to 4 internal system clocks are required until the value that was set in the CM4 register is transferred to internal units. When writing continuously to the CM4 register, be sure to secure a time interval of at least 4 internal system clocks.
- (5) The CM4 register can be overwritten only once during a timer/counter operation (from 0000H until an INTCM4 interrupt is generated due to a match of the TM4 register and CM4 register). If this cannot be secured by the application, make sure that the CM4 register is not overwritten during a timer/counter operation.
- (6) The count clock must not be changed during a timer operation. If it is to be overwritten, it should be overwritten after the TM4CE0 bit is cleared (0). If the count clock is overwritten during a timer operation, operation cannot be guaranteed.
- (7) An INTCM4 interrupt will be generated after an overflow if a value less than the counter value is written in the CM4 register during TM4 register operation.

9.6 Timer Connection Function

9.6.1 Overview

The V850E/IA1 provides a function to connect timer 1 and timer 2.





9.6.2 Control register

(1) Timer connection selection register 0 (TMIC0)

The TMIC0 register enables/disables input of the INTCM100, INTCM101 signals to the CVSEn0/CVPEn0 registers (n = 1, 2).

This register can be read/written in 8-bit or 1-bit units.

_	7	6	5	4	3	2	1	0	Address	Initial value	
TMIC0	0	0	0	0	TMIC3	TMIC2	TMIC1	TMIC0	FFFF620H	00H	
Bit po	sition	Bit nan	ne				Functi	on			
3 TMIC3 Enables/disables input of INTCM101 signal to CVSE20/CVPE20 registers. 0: Don't input INTCM101 signal to CVSE20/CVPE20 registers. 1: Input INTCM101 signal to CVSE20/CVPE20 registers.								ers.			
2		TMIC2		0: Don't	ables input input INTCI INTCM100	M100 signa	I to CVSE2	20/CVPE20	0	ers.	
0:					 Enables/disables input of INTCM101 signal to CVSE10/CVPE10 registers. 0: Don't input INTCM101 signal to CVSE10/CVPE10 registers. 1: Input INTCM101 signal to CVSE10/CVPE10 registers. 						
0 TMIC0				 Enables/disables input of INTCM100 signal to CVSE10/CVPE10 registers. 0: Don't input INTCM100 signal to CVSE10/CVPE10 registers. 1: Input INTCM100 signal to CVSE10/CVPE10 registers. 							

CHAPTER 10 SERIAL INTERFACE FUNCTION

10.1 Features

The serial interface function provides three types of serial interfaces combining a total of six transmit/receive channels. All six channels can be used simultaneously.

The three interface formats are as follows.

- (1) Asynchronous serial interfaces (UART0 to UART2): 3 channels
- (2) Clocked serial interfaces (CSI0, CSI1): 2 channels
- (3) FCAN controller: 1 channel

Remark For details about the FCAN controller, refer to CHAPTER 11 FCAN CONTROLLER.

UART0 to UART2, whereby one byte of serial data is transmitted/received following a start bit, support full-duplex communication. In the UART1 and UART2 interfaces, one higher bit is added to 8 bits of transmit/receive data, enabling communication using 9-bit data.

CSI0 and CSI1 perform data transfer according to three types of signals, namely serial clocks (SCK0, SCK1), serial inputs (SI0, SI1), and serial outputs (SO0, SO1) (3-wire serial I/O).

FCAN conforms to CAN specification Ver. 2.0 PartB active, and provides a 32-message buffer.

10.2 Asynchronous Serial Interface 0 (UART0)

10.2.1 Features

- Transfer rate: 300 bps to 1562.5 Kbps (using a dedicated baud rate generator and an internal system clock of 50 MHz)
- Full-duplex communications
 On-chip reception buffer register 0 (RXB0)
 On-chip transmission buffer register 0 (TXB0)
- Two-pin configuration^{Note} TXD0: Transmit data output pin RXD0: Receive data input pin
- Reception error detection functions
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 3 types
 - Reception error interrupt (INTSER0):
 - Reception completion interrupt (INTSR0):

Interrupt is generated according to the logical OR of the three types of reception errors

Interrupt is generated when receive data is transferred from the shift register to the reception buffer register 0 after serial transfer is completed during a reception enabled state

- Transmission completion interrupt (INTST0): Interrupt is generated when the serial transmission of transmit data (8 or 7 bits) from the shift register is completed
- The character length of transmit/receive data is specified according to the ASIM0 register
- Character length: 7 or 8 bits
- Parity functions: Odd, even, 0, or none
- Transmission stop bits: 1 or 2 bits
- On-chip dedicated baud rate generator

Note The SCK and CTS pins are not available for UART0.

10.2.2 Configuration

UART0 is controlled by the asynchronous serial interface mode register 0 (ASIM0), asynchronous serial interface status register 0 (ASIS0), and asynchronous serial interface transmission status register 0 (ASIF0). Receive data is maintained in the reception buffer register 0 (RXB0), and transmit data is written to the transmission buffer register 0 (TXB0).

Figure 10-1 shows the configuration of the asynchronous serial interface 0 (UART0).

(1) Asynchronous serial interface mode register 0 (ASIM0)

The ASIM0 register is an 8-bit register for specifying the operation of the asynchronous serial interface.

(2) Asynchronous serial interface status register 0 (ASIS0)

The ASIS0 register consists of a set of flags that indicate the error contents when a reception error occurs. The various reception error flags are set (1) when a reception error occurs and are reset (0) when the ASIS0 register is read.

(3) Asynchronous serial interface transmission status register 0 (ASIF0)

The ASIF0 register is an 8-bit register that indicates the status when a transmit operation is performed. This register consists of a transmission buffer data flag, which indicates the hold status of TXB0 data, and the transmission shift register data flag, which indicates whether transmission is in progress.

(4) Reception control parity check

The receive operation is controlled according to the contents set in the ASIM0 register. A check for parity errors is also performed during a receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASIS0 register.

(5) Reception shift register

This is a shift register that converts the serial data that was input to the RXD0 pin to parallel data. One byte of data is received, and if a stop bit is detected, the receive data is transferred to the reception buffer register 0 (RXB0).

This register cannot be directly manipulated.

(6) Reception buffer register 0 (RXB0)

RXB0 is an 8-bit buffer register for holding receive data. When 7 characters are received, 0 is stored in the MSB.

During a reception enabled state, receive data is transferred from the reception shift register to the RXB0, synchronized with the end of the shift-in processing of one frame.

Also, the reception completion interrupt request (INTSR0) is generated by the transfer of data to the RXB0.

(7) Transmission shift register

This is a shift register that converts the parallel data that was transferred from the transmission buffer register 0 (TXB0) to serial data.

When one byte of data is transferred from the TXB0, the shift register data is output from the TXD0 pin.

The transmission completion interrupt request (INTST0) is generated synchronized with the completion of transmission of one frame.

This register cannot be directly manipulated.


(8) Transmission buffer register 0 (TXB0)

TXB0 is an 8-bit buffer for transmit data. A transmit operation is started by writing transmit data to TXB0.

(9) Addition of transmission control parity

A transmit operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXB0 register, according to the contents that were set in the ASIM0 register.





10.2.3 Control registers

*

(1) Asynchronous serial interface mode register 0 (ASIM0)

The ASIM0 register is an 8-bit register that controls the UART0 transfer operation. This register can be read/written in 8-bit or 1-bit units.

- Cautions 1. When using UART0, be sure to set the external pins related to the UART0 function to the control mode before setting clock selection register 0 (CKSR0) and baud rate generator control register 0 (BRGC0), and then set the UARTCAE0 bit to 1. Then set the other bits.
 - 2. Set the UARTCAE0 and RXE0 bits to 1 while a high level is input to the RXD0 pin. If these bits are set to 1 while a low high level is input to the RXD0 pin, reception will be started.

	<7>	<6>	<5>	4	3	2	1	0	Address	Initial value	
SIMO	UARTCAE0	TXE0	RXE0	PS1	PS0	CL	SL	ISRM	FFFFFA00H	01H	
		-									
E	Bit position	Bit na	ame				Functior	า			
	7	UARTO	с	1: Supplie autions 1. 2. 3. he output o	When UAI When UAI UART0, fin When the of UART0 sure to re- f the TXD0	to UARTO IARTO. RTCAE0 = RTCAE0 = rst set UA UARTCAI are initial rset the re	0 is set, L 0, UART0 RTCAE0 = E0 bit is ch ized. Whe egisters of	is in a res 1. nanged fro n setting U UART0.	synchronously set state. To op om 1 to 0, all th UARTCAE0 = 1 n is disabled, re	perate e registers again, be	
	6	TXE0		 the setting of the UARTCAE0 bit. Enables/disables transmission. 0: Disable transmission 1: Enable transmission Cautions 1. Set the TXE0 bit to 1 after setting the UARTCAE0 bit to 1 at startup. Set the UARTCAE0 bit to 0 after setting the TXE0 bit to 0 to stop. 2. To initialize the transmission unit, clear (0) the TXE0 bit, and after letting 2 cycles of the base clock elapse, set (1) the TXE0 bit again. If the TXE0 bit is not set again, initialization may not be successful (for details about the base clock, refer to 10.2.6 (1) (a) Base clock). 							

(2/3)

Bit position	Bit name			Function				
5	RXE0	Enables/dis	ables rece	ption.				
		0: Disable reception ^{Note}						
		1: Enable reception						
		Cautions 1	. Set the	RXE0 bit to 1 after setting	the UARTCAE0 bit to 1 at			
			startup.	Set the UARTCAE0 bit to	0 after setting the RXE0 bit to			
			0 to sto					
		2	after let	ting 2 cycles of the base of	tus, clear (0) the RXE0 bit, and clock elapse, set (1) the RXE0 et again, initialization may not			
			-		ne base clock, refer to 10.2.6			
			(1) (a) B	ase clock).				
4, 3	PS1, PS0	Controls par	rity bit.					
		PS1	PS0	Transmit operation	Receive operation			
		0	0	Don't output parity bit	Receive with no parity			
		0	1	Output 0 parity	Receive as 0 parity			
		1	0	Output odd parity	Judge as odd parity			
		1	1	Output even parity	Judge as even parity			
			RXE0 bi . If "0 pai perform	ts. ity" is selected for recepti ed. Therefore, no error in				
			RXE0 bi . If "0 pai perform	ts. ity" is selected for recept	ion, no parity judgment is terrupt is generated because			
		 Even pail If the tran bit is set bit is cleat in the tran During ret 	RXE0 bi If "0 par perform the PE I nsmit data (1). If it ca ared (0). T nsmit data eception, t	ts. ity" is selected for recepting ed. Therefore, no error in bit of the ASIS0 register is contains an odd number of pontains an even number of the This controls the number of the a and the parity bit so that it the number of bits with the v	tion, no parity judgment is terrupt is generated because not set. bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained			
		 Even part If the tran bit is set bit is clear in the tran During re data and generate Odd part In contra "1" conta During re data and 	RXE0 bi If "0 par perform the PE I rity nsmit data (1). If it c ared (0). T nsmit data eception, t the parity ed. ty st to even ined in the eception, t	ts. ity" is selected for recepting ed. Therefore, no error in bit of the ASIS0 register is contains an odd number of bit controls the number of the This controls the number of the and the parity bit so that it the number of bits with the v bit is counted, and if the number parity, odd parity controls the the number of bits with the value the number of	tion, no parity judgment is terrupt is generated because not set. bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive			
ote When	reception is o	 Even pain lif the transbit is set bit is clear in the transbit is clear in the transburing redata and generate Odd paring redata and generate 	RXE0 bi If "0 par perform the PE I nsmit data (1). If it c ared (0). T nsmit data eception, t t the parity ed. ty st to even ined in the eception, t t the parity ed.	ts. ity" is selected for receptined. Therefore, no error in bit of the ASIS0 register is contains an odd number of the contains an even number of the contains an even number of the controls the number of the and the parity bit so that it the number of bits with the v bit is counted, and if the number parity, odd parity controls the the number of bits with the v bit is counted, and the parity he number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v bit is counted, and if the number of bits with the v	ion, no parity judgment is terrupt is generated because not set. bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive mber is odd, a parity error is ne number of bits with the value y bit so that it is an odd number. alue "1" contained in the receive			
	-	 Even pail If the tranbit is set bit is set bit is cleat in the tranburing red data and generate Odd pari In contra "1" conta During red data and generated 	RXE0 bi If "0 par perform the PE I nsmit data (1). If it ca ared (0). T insmit data eception, t the parity ad. ty st to even ined in the eception, t the parity ad.	ts. ity" is selected for reception ed. Therefore, no error in bit of the ASIS0 register is contains an odd number of ontains an even number of the This controls the number of the and the parity bit so that it he number of bits with the v bit is counted, and if the number parity, odd parity controls the e transmit data and the parity he number of bits with the v bit is counted, and if the number parity is counted, and if the number on shift register does r	tion, no parity judgment is terrupt is generated because not set. bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive mber is odd, a parity error is ne number of bits with the value y bit so that it is an odd number. alue "1" contained in the receive mber is even, a parity error is			
proces	-	 Even part If the tran bit is set bit is cleat in the tran During re data and generate Odd part In contra "1" conta During re data and generate Odd part In contra data and generate 	RXE0 bi If "0 par perform the PE I nsmit data (1). If it c ared (0). T nsmit data eception, t the parity ed. ty st to even tined in the eception, t the parity ed. to the parity ed.	ts. ity" is selected for reception ed. Therefore, no error in bit of the ASIS0 register is contains an odd number of ontains an even number of the This controls the number of the and the parity bit so that it he number of bits with the v bit is counted, and if the number parity, odd parity controls the e transmit data and the parity he number of bits with the v bit is counted, and if the number parity is counted, and if the number on shift register does r	tion, no parity judgment is terrupt is generated because not set. bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive mber is odd, a parity error is ne number of bits with the value y bit so that it is an odd number. alue "1" contained in the receive mber is even, a parity error is			
proces conten	sing or transfe ts of the RXB0	 Even pail If the traibit is set bit is cleatin the traibit is cleatin the traibit is cleatin the traiburing redata and generate Odd pariin contraint's contained Uning redata and generate Odd pariin the contraint's contained data and generate 	RXE0 bi If "0 par perform the PE I nsmit data (1). If it can ared (0). The nsmit data eception, t the parity ed. ty st to even ined in the eception, t the parity ed. the parity ed.	ts. ity" is selected for reception ied. Therefore, no error in bit of the ASIS0 register is contains an odd number of bottom of the asymptotic of the controls the number of the and the parity bit so that it the number of bits with the v bit is counted, and if the number parity, odd parity controls the te transmit data and the parity he number of bits with the v bit is counted, and if the number on shift register does re- reception buffer register	ion, no parity judgment is iterrupt is generated because not set. bits with the value "1", the parity bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive mber is odd, a parity error is the number of bits with the value y bit so that it is an odd number. alue "1" contained in the receive			
proces conten When	sing or transfe ts of the RXB0 reception is en	 Even pail If the tranbit is set bit is set bit is cleating in the tranbit is cleating in the tranburing red data and generate Odd paring In contra "1" contand generate Odd paring In contra "1" contand generate Odd paring red data and generate During red data and generate data and generate 	RXE0 bi If "0 pair perform the PE I nsmit data (1). If it ca ared (0). T insmit data eception, t the parity ad. ty st to even ined in the eception, t the parity ad. ty the parity ad. ty the parity ad.	ts. ity" is selected for reception it of the ASIS0 register is contains an odd number of bit of the ASIS0 register is contains an even number of the This controls the number of the and the parity bit so that it he number of bits with the v bit is counted, and if the number parity, odd parity controls the e transmit data and the parity he number of bits with the v bit is counted, and if the number on shift register does re- reception buffer register starts, syn-	tion, no parity judgment is terrupt is generated because not set. bits with the value "1", the parity bits with the value "1" contained is an even number. alue "1" contained in the receive mber is odd, a parity error is the number of bits with the value y bit so that it is an odd number. alue "1" contained in the receive mber is even, a parity error is not detect a start bit. No 0 (RXB0) is performed, a			

I

(3/3)

Bit position	Bit name	Function
4, 3	PS1, PS0	 0 parity During transmission, the parity bit is cleared (0) regardless of the transmit data. During reception, no parity error is generated because no parity bit is checked. No parity No parity bit is added to transmit data. During reception, the receive data is considered to have no parity bit. No parity error is generated because there is no parity bit.
2	CL	Specifies character length of 1 frame of transmit/receive data. 0: 7 bits 1: 8 bits Caution To overwrite the CL bit, first clear (0) the TXE0 and RXE0 bits.
1	SL	Specifies stop bit length of transmit data. 0: 1 bit 1: 2 bits Cautions 1. To overwrite the SL bit, first clear (0) the TXE0 bit. 2. Since reception is always done with a stop bit length of 1, the SL bit setting does not affect receive operations.
0	ISRM	 Enables/disables generation of reception completion interrupt requests when an error occurs. 0: Generate a reception error interrupt request (INTSER0) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSR0) is generated. 1: Generate a reception completion interrupt request (INTSR0) as an interrupt when an error occurs. In this case, no reception completion interrupt request (INTSR0) is generated. 1: Generate a reception completion interrupt request (INTSR0) as an interrupt when an error occurs. In this case, no reception error interrupt request (INTSR0) is generated. Caution To overwrite the ISRM bit, first clear (0) the RXE0 bit.

(2) Asynchronous serial interface status register 0 (ASIS0)

The ASIS0 register, which consists of 3-bit error flags (PE, FE, and OVE), indicates the error status when UART0 reception is completed.

The status flag, which indicates a reception error, always indicates the status of the error that occurred most recently. That is, if the same error occurred several times before the receive data was read, this flag would hold only the status of the error that occurred last.

The ASIS0 register is cleared to 00H by a read operation. When a reception error occurs, the reception buffer register 0 (RXB0) should be read and the error flag should be cleared after the ASIS0 register is read. This register is read-only, in 8-bit units.

Caution When the UARTCAE0 bit or RXE0 bit of the ASIM0 register is set to 0, or when the ASIS0 register is read, the PE, FE, and OVE bits of the ASIS0 register are cleared (0).

	7	6	5	4	3	2	1	0	Address Initial value				
ASIS0	0	0	0	0	0	PE	FE	OVE	FFFFFA03H 00H				
_		-							-				
	Bit position	Bit n	ame				Functio	n					
	2	PE		 This is a status flag that indicates a parity error. 0: When the ASIM0 register's UARTCAE0 and RXE0 bits are both set to 0, or when the ASIS0 register has been read 1: When reception was completed, the receive data parity did not match the parity bit Caution The operation of the PE bit differs according to the settings of the parity bit									
	1	FE		PS1 and PS0 bits of the ASIM0 register. This is a status flag that indicates a framing error. 0: When the ASIM0 register's UARTCAE0 and RXE0 bits are both set to 0, or when the ASIS0 register has been read 1: When reception was completed, no stop bit was detected Caution For receive data stop bits, only the first bit is checked regardless of the stop bit length.									
	0 OVE			 This is a status flag that indicates an overrun error. 0: When the ASIMO register's UARTCAE0 and RXE0 bits are both set to 0, when the ASIS0 register has been read. 1: UART0 completed the next receive operation before reading the RXB0 receive data. Caution When an overrun error occurs, the next receive data value is no written to the RXB0 register and the data is discarded. 									

(3) Asynchronous serial interface transmission status register 0 (ASIF0)

The ASIF0 register, which consists of 2-bit status flags, indicates the status during transmission.

By writing the next data to the TXB0 register after data is transferred from the TXB0 register to the transmission shift register, transmit operations can be performed continuously without suspension even during an interrupt interval. When transmission is performed continuously, data should be written after referencing the TXBF0 bit of the ASIF0 register to prevent writing to the TXB0 register by mistake. This register is read-only, in 8-bit or 1-bit units.

	7	6	5	4	3	2	<1>	<0>	Address	Initial value	
SIF0	0	0	0	0	0	0	TXBF0	TXSF0	FFFFFA05H	I 00H	
	· · · · · · · · · · · · · · · · · · ·										
	Bit position	Bit n	ame				Functio	'n			
	1	TXBF0		register the tran 1: Data to register Caution W	be transfe 's UARTC, smission s be transfe when the hen transf	rred next to AE0 or TXI shift registe rrred next e TXB0 regis	or when da 30 register en written t I continuo	usly, data sh	ransferred to n TXB0		
				w	riting to T		er is perfo		ng that this f n this flag is	•	

(4) Reception buffer register 0 (RXB0)

The RXB0 register is an 8-bit buffer register for storing parallel data that had been converted by the reception shift register.


When reception is enabled (RXE0 bit = 1 in the ASIM0 register), receive data is transferred from the reception shift register to the RXB0 register, synchronized with the completion of the shift-in processing of one frame. Also, a reception completion interrupt request (INTSR0) is generated by the transfer to the RXB0 register. For information about the timing for generating this interrupt request, refer to **10.2.5 (4) Reception operation**.

If reception is disabled (RXE0 bit = 0 in the ASIM0 register), the contents of the RXB0 register are retained, and no processing is performed for transferring data to the RXB0 register even when the shift-in processing of one frame is completed. Also, no reception completion interrupt is generated.

When 7 bits is specified for the data length, bits 6 to 0 of the RXB0 register are transferred for the receive data and the MSB (bit 7) is always 0. However, if an overrun error (OVE) occurs, the receive data at that time is not transferred to the RXB0 register.

Except when a reset is input, the RXB0 register becomes FFH even when UARTCAE0 bit = 0 in the ASIM0 register.

This register is read-only, in 8-bit units.



(5) Transmission buffer register 0 (TXB0)

The TXB0 register is an 8-bit buffer register for setting transmit data.

When transmission is enabled (TXE0 bit = 1 in the ASIM0 register), the transmit operation is started by writing data to TXB0 register.

When transmission is disabled (TXE0 bit = 0 in the ASIM0 register), even if data is written to TXB0 register, the value is ignored.

The TXB0 register data is transferred to the transmission shift register, and a transmission completion interrupt request (INTST0) is generated, synchronized with the completion of the transmission of one frame from the transmission shift register. For information about the timing for generating this interrupt request, refer to **10.2.5 (2) Transmission operation**.

When TXBF0 bit = 1 in the ASIF0 register, writing must not be performed to TXB0 register.

This register can be read/written in 8-bit units.

	6	5	4	3	2	1	0	Address	Initial value		
TXB7	TXB6	TXB5	TXB4	TXB3	TXB2	TXB1	TXB0	FFFFFA04H	FFH		
Bit position	Bit n	ame				Functio	n				
7 to 0	TXB7 t	0	Writes transmit data.								
	TXB0										
E	Bit position	Bit position Bit n 7 to 0 TXB7 t	Bit position Bit name 7 to 0 TXB7 to	Bit position Bit name 7 to 0 TXB7 to Writes trans	Bit position Bit name 7 to 0 TXB7 to Writes transmit data.	Bit position Bit name 7 to 0 TXB7 to Writes transmit data.	Bit position Bit name Function 7 to 0 TXB7 to Writes transmit data.	Bit position Bit name Function 7 to 0 TXB7 to Writes transmit data.	Bit position Bit name Function 7 to 0 TXB7 to Writes transmit data.		

10.2.4 Interrupt requests

The following three types of interrupt requests are generated from UARTO.

- Reception completion interrupt (INTSR0)
- Transmission completion interrupt (INTST0)
- Reception error interrupt (INTSER0)

The default priorities among these three types of interrupt requests is, from high to low, reception completion interrupt, transmission completion interrupt, and reception error interrupt.

Interrupt	Priority
Reception completion	1
Transmission completion	2
Reception error	3

Table 10-1. Generated Interrupts and Default Priorities

(1) Reception completion interrupt (INTSR0)

When reception is enabled, a reception completion interrupt is generated when data is shifted in to the reception shift register and transferred to the reception buffer register 0 (RXB0).

A reception completion interrupt request can be generated in place of a reception error interrupt according to the ISRM bit of the ASIMO register even when a reception error has occurred.

When reception is disabled, no reception completion interrupt is generated.

(2) Transmission completion interrupt (INTST0)

A transmission completion interrupt is generated when one frame of transmit data containing 7-bit or 8-bit characters is shifted out from the transmission shift register.

(3) Reception error interrupt (INTSER0)

When reception is enabled, a reception error interrupt is generated according to the logical OR of the three types of reception errors explained for the ASIS0 register. Whether a reception error interrupt (INTSER0) or a reception completion interrupt (INTSR0) is generated when an error occurs can be specified according to the ISRM bit of the ASIM0 register.

When reception is disabled, no reception error interrupt is generated.

10.2.5 Operation

(1) Data format


Full-duplex serial data transmission and reception can be performed.

The transmit/receive data format consists of one data frame containing a start bit, character bits, a parity bit, and stop bits as shown in Figure 10-2.

The character bit length within one data frame, the type of parity, and the stop bit length are specified according to the asynchronous serial interface mode register 0 (ASIM0).

Also, data is transferred with LSB first.

Figure 10-2. Asynchronous Serial Interface Transmit/Receive Data Format



(2) Transmission operation

When UARTCAE0 bit is set to 1 in the ASIM0 register, a high level is output from the TXD0 pin. Then, when TXE0 bit is set to 1 in the ASIM0 register, transmission is enabled, and the transmit operation is started by writing transmit data to transmission buffer register 0 (TXB0).

(a) Transmission enabled state

This state is set by the TXE0 bit in the ASIM0 register.

- TXE0 = 1: Transmission enabled state
- TXE0 = 0: Transmission disabled state

Since UART0 does not have a CTS (transmission enabled signal) input pin, a port should be used to confirm whether the destination is in a reception enabled state.

(b) Transmission operation start

In transmission enabled state, a transmission operation is started by writing transmit data to transmission buffer register 0 (TXB0). When a transmit operation is started, the data in TXB0 is transferred to transmission shift register. Then, the transmission shift register outputs data to the TXD0 pin (the transmit data is transferred sequentially starting with the start bit). The start bit, parity bit, and stop bits are added automatically.

(c) Transmission interrupt request

When the transmission shift register becomes empty, a transmission completion interrupt request (INTST0) is generated. The timing for generating the INTST0 interrupt differs according to the specification of the stop bit length. The INTST0 interrupt is generated at the same time that the last stop bit is output.

If the data to be transmitted next has not been written to the TXB0 register, the transmit operation is suspended.

Caution Normally, when the transmission shift register becomes empty, a transmission completion interrupt (INTST0) is generated. However, no transmission completion interrupt (INTST0) is generated if the transmission shift register becomes empty due to the input of a RESET.




Figure 10-3. Asynchronous Serial Interface Transmission Completion Interrupt Timing

(3) Continuous transmission operation

UART0 can write the next transmit data to the TXB0 register at the timing that the transmission shift register starts the shift operation. This enables an efficient transmission rate to be realized by continuously transmitting data even during the INTST0 interrupt service after the transmission of one data frame. In addition, reading the TXSF0 bit of the ASIF0 register after the occurrence of a transmission completion interrupt enables the TXB0 register to be efficiently written twice (2 bytes) without waiting for the transmission of 1 data frame.

When continuous transmission is performed, data should be written after referencing the ASIF0 register to confirm the transmission status and whether or not data can be written to the TXB0 register.

Caution The values of the TXBF0 and TXSF0 bits of the ASIF0 register change from $10 \rightarrow 11 \rightarrow 01$ in continuous transmission.

Therefore, do not confirm the status based on the combination of the TXBF0 and TXSF0 bits.

Read only the TXBF0 bit during continuous transmission.

TXBF0	Whether or Not Writing to TXB0 Register Is Enabled
0	Writing is enabled
1	Writing is not enabled


Caution When transmission is performed continuously, write the first transmit data (first byte) to the TXB0 register and confirm that the TXBF0 bit is 0, and then write the next transmit data (second byte) to TXB0 register. If writing to the TXB0 register is performed when the TXBF0 bit is 1, transmit data cannot be guaranteed.

While transmission is being performed continuously, whether writing to the TXB0 register later is enabled can be judged by confirming the TXSF0 bit after the occurrence of a transmission completion interrupt.

TXSF0	Transmission Status
0	Transmission is completed
1	Under transmission

- Cautions 1. When initializing the transmission unit when continuous transmission is completed, confirm that the TXSF0 bit is 0 after the occurrence of the transmission completion interrupt, and then execute initialization. If initialization is performed when the TXSF0 bit is 1, transmit data cannot be guaranteed.
 - 2. While transmission is being performed continuously, an overrun error may occur if the next transmission is completed before the INTST0 interrupt servicing following the transmission of 1 data frame is executed. An overrun error can be detected by embedding a program that can count the number of transmit data and referencing TXSF0 bit.


*





(a) Starting procedure

The procedure to start continuous transmission is shown below.






Transmission Starting Procedure	Internal Operation	ASIF0 Register	
		TXBF0	TXSF0
Set transmission mode	<1> Start transmission unit	0	0
• Write data (1)		1	0
	<2> Generate start bit	1	1 ^{Note}
		0	1 ^{Note}
	Start data (1) transmission	0	1
• Read ASIF0 register (confirm that TXBF0 bit = 0) \leftarrow		<u>0</u>	1
Write data (2)		1	1
	< <transmission in="" progress="">></transmission>		
	<3> INTST0 interrupt occurs	0	1
 Read ASIF0 register (confirm that TXBF0 bit = 0) < 		<u>0</u>	1
Write data (3)		1	1
	<4> Generate start bit		
	Start data (2) transmission		
	< <transmission in="" progress="">></transmission>		
	<5> INTST0 interrupt occurs	0	1
 Read ASIF0 register (confirm that TXBF0 bit = 0)		<u>0</u>	1
Write data (4)	▶	1	1

Note Refer to 10.2.7 Precautions (2).

(b) Ending procedure

The procedure for ending continuous transmission is shown below.





Transmission End Procedure	Internal Operation	ASIF0 I	Register
		TXBF0	TXSF0
	<6> Transmission of data (m – 2) is in progress	1	1
	<7> INTST0 interrupt occurs	0	1
• Read ASIF0 register (confirm that TXBF0 bit = 0) ◆		<u>0</u>	1
Write data (m)		1	1
	<8> Generate start bit		
	Start data (m – 1) transmission		
	< <transmission in="" progress="">></transmission>		
	<9> INTST0 interrupt occurs	0	1
• Read ASIF0 register (confirm that TXSF0 bit = 1) +		0	<u>1</u>
There is no write data			
	<10> Generate start bit		
	Start data (m) transmission		
	< <transmission in="" progress="">></transmission>		
	<11> Generate INTST0 interrupt	0	0
• Read ASIF0 register (confirm that TXSF0 bit = 0) +		0	<u>0</u>
Clear (0) the UARTCAE0 bit or TXE0 bit	Initialize internal circuits		

(4) Reception operation

An awaiting reception state is set by setting UARTCAE0 bit to 1 in the ASIM0 register and then setting RXE0 bit to 1 in the ASIM0 register. To start the receive operation, start sampling at the falling edge when the falling of the RXD0 pin is detected. If the RXD0 pin is low level at a start bit sampling point, the start bit is recognized. When the receive operation begins, serial data is stored sequentially in the reception shift register according to the baud rate that was set. A reception completion interrupt (INTSR0) is generated each time the reception of one frame of data is completed. Normally, the receive data is transferred from the reception buffer register 0 (RXB0) to memory by this interrupt servicing.

(a) Reception enabled state

The receive operation is set to reception enabled state by setting the RXE0 bit in the ASIM0 register to 1.

- RXE0 bit = 1: Reception enabled state
- RXE0 bit = 0: Reception disabled state

In reception disabled state, the reception hardware stands by in the initial state. At this time, the contents of the reception buffer register 0 (RXB0) are retained, and no reception completion interrupt or reception error interrupt is generated.

(b) Start of reception operation

A reception operation is started by the detection of a start bit. The RXD0 pin is sampled according to the serial clock from the baud rate generator 0 (BRG0).

(c) Reception completion interrupt

When RXE0 bit = 1 in the ASIM0 register and the reception of one frame of data is completed (the stop bit is detected), a reception completion interrupt (INTSR0) is generated and the receive data within the reception shift register is transferred to RXB0 at the same time.

Also, if an overrun error (OVE) occurs, the receive data at that time is not transferred to the reception buffer register 0 (RXB0), and either a reception completion interrupt (INTSR0) or a reception error interrupt (INTSER0) is generated according to the ISRM bit setting in the ASIM0 register.

Even if a parity error (PE) or framing error (FE) occurs during a reception operation, the receive operation continues until stop bit is received, and after reception is completed, either a reception completion interrupt (INTSR0) or a reception error interrupt (INTSER0) is generated (the receive data within the reception shift register is transferred to RXB0) according to the ISRM bit setting in the ASIM0 register.

If the RXE0 bit is reset (0) during a receive operation, the receive operation is immediately stopped. The contents of the reception buffer register 0 (RXB0) and of the asynchronous serial interface status register (ASIS0) at this time do not change, and no reception completion interrupt (INTSR0) or reception error interrupt (INTSER0) is generated.

No reception completion interrupt is generated when RXE0 bit = 0 (reception is disabled).




Figure 10-7. Asynchronous Serial Interface Reception Completion Interrupt Timing

(5) Reception error

The three types of error that can occur during a receive operation are a parity error, framing error, or overrun error. The data reception result is that the various flags of the ASIS0 register are set (1), and a reception error interrupt (INTSER0) or a reception completion interrupt (INTSR0) is generated at the same time. The ISRM bit of the ASIM0 register specifies whether INTSER0 or INTSR0 is generated.

The type of error that occurred during reception can be detected by reading the contents of the ASIS0 register during the INTSER0 or INTSR0 interrupt servicing.

The contents of the ASIS0 register are reset (0) by reading the ASIS0 register.

Error Flag	Reception Error	Cause
PE	Parity error	The parity specification during transmission did not match the parity of the reception data
FE	Framing error	No stop bit was detected
OVE	Overrun error	The reception of the next data was completed before data was read from the reception buffer register 0 (RXB0)

(a) Separation of reception error interrupt

A reception error interrupt can be separated from the INTSR0 interrupt and generated as an INTSER0 interrupt by clearing the ISRM bit of the ASIM0 register to 0.

Figure 10-8. When Reception Error Interrupt Is Separated from INTSR0 Interrupt (ISRM Bit = 0)





Figure 10-9. When Reception Error Interrupt Is Included in INTSR0 Interrupt (ISRM Bit = 1)



(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used at the transmission and reception sides.

(a) Even parity

(i) During transmission

The parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

(i) During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

(ii) During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission the parity bit is set to "0" regardless of the transmit data.

During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

(7) Receive data noise filter

The RXD0 signal is sampled at the rising edge of the prescaler output base clock. If the same sampling value is obtained twice, the match detector output changes, and this output is sampled as input data. Therefore, data not exceeding one clock width is judged to be noise and is not delivered to the internal circuit (see **Figure 10-11**). Refer to **10.2.6 (1) (a) Base clock** regarding the base clock.

Also, since the circuit is configured as shown in Figure 10-10, internal processing during a receive operation is delayed by up to 2 clocks according to the external signal status.







Figure 10-11. Timing of RXD0 Signal Judged as Noise




10.2.6 Dedicated baud rate generator 0 (BRG0)

A dedicated baud rate generator, which consists of a source clock selector and an 8-bit programmable counter, generates serial clocks during transmission/reception at UART0. The dedicated baud rate generator output can be selected as the serial clock for each channel.

Separate 8-bit counters exist for transmission and for reception.

(1) Baud rate generator 0 (BRG0) configuration





(a) Base clock

When UARTCAE0 bit = 1 in the ASIM0 register, the clock selected according to the TPS3 to TPS0 bits of the CKSR0 register is supplied to the transmission/reception unit. This clock is called the base clock, and its frequency is referred to as f_{CLK} . When UARTCAE0 bit = 0, the base clock is fixed at low level.

(2) Serial clock generation

A serial clock can be generated according to the settings of the CKSR0 and BRGC0 registers. The base clock to the 8-bit counter is selected according to the TPS3 to TPS0 bits of the CKSR0 register. The 8-bit counter divisor value can be set according to the MDL7 to MDL0 bits of the BRGC0 register.

(a) Clock selection register 0 (CKSR0)

The CKSR0 register is an 8-bit register for selecting the base clock according to the TPS3 to TPS0 bits. The clock selected by the TPS3 to TPS0 bits becomes the base clock of the transmission/reception module. Its frequency is referred to as fcLk.

This register can be read/written in 8-bit units.

Cautions 1. The maximum allowable frequency of the base clock (fclk) is 25 MHz. Therefore, when the system clock's frequency is 50 MHz, bits TPS3 to TPS0 cannot be set to 0000B.

To use 50 MHz, set the TPS3 to TPS0 bits to a value other than 0000B, and set the UARTCAE0 bit of the ASIM0 register to 1.

2. If the TPS3 to TPS0 bits are to be overwritten, the UARTCAE0 bit of the ASIM0 register should be set to 0 first.

	7	6	5		4	3	2	1	0 Address Initial value
CKSR0	0	0	0		0	TPS3	TPS2	TPS	S1 TPS0 FFFFA06H 00H
	Bit position	Bit r	name					Fur	nction
	3 to 0	TPS3 1 TPS0	to	Sp	ecifies th	e base clo	ock.		
					TPS3	TPS2	TPS1	TPS0	Base clock (fclk)
					0	0	0	0	fxx
					0	0	0	1	fxx/2
					0	0	1	0	fxx/4
					0	0	1	1	fxx/8
					0	1	0	0	fxx/16
					0	1	0	1	fxx/32
					0	1	1	0	fxx/64
					0	1	1	1	fxx/128
					1	0	0	0	fxx/256
					1	0	0	1	fxx/512
					1	0	1	0	fxx/1024
					1	0	1	1	fxx/2048
					1	1	Arbitrary	Arbitrary	Setting prohibited
					Remar	k fxx: I	nternal s	vstem cl	lock

(b) Baud rate generator control register 0 (BRGC0)

The BRGC0 register is an 8-bit register that controls the baud rate (serial transfer speed) of UART0. This register can be read/written in 8-bit units.

Caution	If the MDL7 to MDL0 bits are to be overwritten, the TXE0 bit and RXE0 bit of the ASIM0
	register should be set to 0 first.

GC0	MDL7	6 MDL6	5 MDL5		4 MDL	4	3 MDL3	N	2 1DL2		1 DL1	0 MDI		ress Initial valu FA07H FFH
						<u> </u>								
	Bit position	Bit n	ame							F	unctio	n		
	7 to 0	to	Spe	cifies	s the 8	-bit co	ounter	's divis	sion va	lue.				
				Ν	/IDL7	MDL6	MDL5	MDL4	MDL3	MDL2	MDL1	MDL0	Set value (k)	Serial clock
					0	0	0	0	0	x	x	x	-	Setting prohibited
					0	0	0	0	1	0	0	0	8	fclk/8
					0	0	0	0	1	0	0	1	9	fськ/9
					0	0	0	0	1	0	1	0	10	fclк/10
					:			-	-			:		
					1	1	1	1	1	0	1	0	250	fclк/250
					1	1	1	1	1	0	1	1	251	fc⊥к/251
					1	1	1	1	1	1	0	0	252	fclк/252
					1	1	1	1	1	1	0	1	253	fськ/253
					1	1	1	1	1	1	1	0	254	fclk/254
					1	1	1	1	1	1	1	1	255	fclк/255

Remarks 1. fclk: Frequency [Hz] of base clock selected according to TPS3 to TPS0 bits of CKSR0 register

2. k: Value set according to MDL7 to MDL0 bits (k = 8, 9, 10, ..., 255)

3. The baud rate is the output clock for the 8-bit counter divided by 2

4. x: don't care

(c) Baud rate

The baud rate is the value obtained according to the following formula.

Baud rate =
$$\frac{f_{CLK}}{2 \times k}$$
 [bps]

 f_{CLK} = Frequency [Hz] of base clock selected according to TPS3 to TPS0 bits of CKSR0 register k = Value set according to MDL7 to MDL0 bits of BRGC0 register (k = 8, 9, 10, ..., 255)

(d) Baud rate error

The baud rate error is obtained according to the following formula.

Error (%) =
$$\left(\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (normal baud rate)}} - 1\right) \times 100 [\%]$$

- Cautions 1. Make sure that the baud rate error during transmission does not exceed the allowable error of the reception destination.
 - 2. Make sure that the baud rate error during reception is within the allowable baud rate range during reception, which is described in (4) Allowable baud rate range during reception.
 - **Example:** Base clock frequency (f_{CLK}) = 20 MHz = 20,000,000 Hz Settings of MDL7 to MDL0 bits in BRGC0 register = 01000001B (k = 65) Target baud rate = 153,600 bps

```
Baud rate = 20M/(2 × 65)
= 20000000/(2 × 65) = 153,846 [bps]
```

Error = (153846/153600 - 1) × 100 = 0.160 [%]

(3) Baud rate setting example

Baud Rate	fxx = 50 MHz			fx	x = 40 Mł	Ηz	fx	× = 33 Mł	Ηz	fxx = 10 MHz		
(bps)	fськ	k	ERR	fськ	k	ERR	fськ	k	ERR	fськ	k	ERR
300	fxx/2 ⁹	163	0.15	fxx/2 ¹⁰	65	0.16	fxx/2 ⁸	215	-0.07	fxx/2 ⁷	130	0.16
600	fxx/2 ⁸	163	0.15	fxx/2 ⁹	65	0.16	fxx/2 ⁷	215	-0.07	fxx/2 ⁶	130	0.16
1200	fxx/2 ⁷	163	0.15	fxx/2 ⁸	65	0.16	fxx/2 ⁶	215	-0.07	fxx/2⁵	130	0.16
2400	fxx/2 ⁶	163	0.15	fxx/2 ⁷	65	0.16	fxx/2⁵	215	-0.07	fxx/2 ⁴	130	0.16
4800	fxx/2⁵	163	0.15	fxx/2 ⁶	65	0.16	fxx/2 ⁴	215	-0.07	fxx/2 ³	130	0.16
9600	fxx/2 ⁴	163	0.15	fxx/2 ⁵	65	0.16	fxx/2 ³	215	-0.07	fxx/2 ²	130	0.16
19200	fxx/2 ³	163	0.15	fxx/2 ⁴	80	0.16	fxx/2 ²	215	-0.07	fxx/2 ¹	130	0.16
31250	fxx/2 ³	100	0	fxx/2 ³	65	0	fxx/2 ²	132	0	fxx/2 ¹	80	0
38400	fxx/2 ²	163	0.15	fxx/2 ³	65	0.16	fxx/2 ¹	215	-0.07	fxx/2°	130	0.16
76800	fxx/2 ²	81	0.47	fxx/2 ²	65	0.16	fxx/2 ¹	107	0.39	fxx/2°	65	0.16
153600	fxx/2 ¹	81	0.47	fxx/2 ¹	65	0.16	fxx/2 ¹	54	-0.54	fxx/2°	33	-1.36
312500	fxx/2 ¹	40	0	fxx/2 ¹	32	0	fxx/2 ¹	26	1.54	fxx/2°	16	0
625000	fxx/2 ¹	20	0	fxx/2 ¹	16	0	fxx/2 ¹	13	-1.52	fxx/2°	8	0
1250000	fxx/2 ¹	10	0	fxx/2 ¹	8	0	fxx/2 ¹	8	-17.5	-	-	-
1562500	fxx/2 ¹	8	0	fxx/2 ¹	8	-18.6	-	-	-	-	_	-

Table 10-3. Baud Rate Generator Setting Data

Caution The maximum allowable frequency of the base clock (fclk) is 25 MHz.

Remark fxx:

Internal system clock frequency

fclk: Base clock frequency


k: Setting values of MDL7 to MDL0 bits in BRGC0 register

ERR: Baud rate error [%]

(4) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 10-13, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the BRGC0 register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

Applying this to 11-bit reception is, theoretically, as follows.

FL = (Brate)⁻¹

Brate: UART0 baud rate

k: BRGC0 register setting value

FL: 1-bit data length

When the latch timing margin is made 2 base clocks, the minimum allowable transfer rate (FLmin) is as follows.

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum baud rate (BRmax) that can be received is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum baud rate (BRmin) that can be received is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k - 2}$$
 Brate

The allowable baud rate error of UART0 and the transfer destination can be obtained as follows from the expressions described above for computing the minimum and maximum baud rate values.

Division Ratio (k)	Maximum Allowable Baud Rate Error	Minimum Allowable Baud Rate Error
8	+3.53%	-3.61%
20	+4.26%	-4.31%
50	+4.56%	-4.58%
100	+4.66%	-4.67%
255	+4.72%	-4.73%


Table 10-4. Maximum and Minimum Allowable Baud Rate Error

- Remarks 1. The reception precision depends on the number of bits in one frame, the base clock frequency, and the division ratio (k). The higher the base clock frequency and the larger the division ratio (k), the higher the precision.
 - 2. k: BRGC0 setting value

(5) Transfer rate during continuous transmission

During continuous transmission, the transfer rate from a stop bit to the next start bit is extended two clocks of base clock longer than normal. However, on the reception side, the transfer result is not affected since the timing is initialized by the detection of the start bit.





Representing the 1-bit data length by FL, the stop bit length by FLstp, and the base clock frequency by fclk yields the following equation.

FLstp = FL + 2/fclk

Therefore, the transfer rate during continuous transmission is as follows.

Transfer rate = 11 × FL = 2/fclk

10.2.7 Precautions

Precautions to be observed when using UART0 are shown below.

- (1) When the supply of clocks to UART0 is stopped (for example, IDLE or software STOP mode), operation stops with each register retaining the value it had immediately before the supply of clocks was stopped. The TXD0 pin output also holds and outputs the value it had immediately before the supply of clocks was stopped. However, operation is not guaranteed after the supply of clocks is restarted. Therefore, after the supply of clocks is restarted, the circuits should be initialized by setting UARTCAE0 bit = 0, RXE0 bit = 0, and TXE0 bit = 0 in the ASIM0 register.
- (2) UART0 has a 2-stage buffer configuration consisting of transmission buffer register 0 (TXB0) and the transmission shift register, and has status flags (TXBF0 and TXSF0 bits of ASIF0 register) that indicate the status of each buffer. If the TXBF0 and TXSF0 bits are read in continuous transmission simultaneously, the values change from 10 → 11 → 01. Thus, judge by using only the TXBF0 bit during continuous transmission.

10.3 Asynchronous Serial Interfaces 1, 2 (UART1, UART2)

10.3.1 Features

- Clocked (synchronous) mode/asynchronous mode can be selected
- Operation clock
 Synchronous mode: Baud rate generator/external clock selectable
 Asynchronous mode: Baud rate generator
- Transfer rate
 600 bps to 153,600 bps (in asynchronous mode, fxx = 50 MHz)
 4,800 bps to 1,000,000 bps (in synchronous mode)
- Full-duplex communications (LSB first)
 On-chip reception buffer register n (RXBn)
- Three-pin configuration TXDn: Transmit data output pin RXDn: Receive data input pin ASCKn: Synchronous serial clock I/O
- Reception error detection function
 - Parity error
 - Framing error
 - Overrun error
- Interrupt sources: 2 types
 - Reception completion interrupt (INTSRn): Interrupt is generated when receive data is transferred from the shift register to the reception buffer register n (RXBn) after serial transfer is completed during a reception enabled state.
 - Transmission completion interrupt (INTSTn): Interrupt is generated when the serial transmission of transmit data (8/7 bits) from the shift register is completed.
- The character length of transmit/receive data is specified with the ASIMn0 register (extension bits are specified with the ASIMn1 register)
- Character length: 7 or 8 bits

9 bits (when extension bit is added)

- Parity functions: Odd, even, 0, or no parity
- Transmission stop bits: 1 or 2 bits
- Communication mode: 1-frame transfer or 2-frame continuous transfer enabled
- On-chip dedicated baud rate generator

Remarks 1. n = 1, 2

2. fxx: Internal system clock

10.3.2 Configuration

UART1 and UART2 are controlled by asynchronous serial interface mode registers 10, 11, 20, and 21 (ASIM10, ASIM11, ASIM20, ASIM21) and asynchronous serial interface status registers 1 and 2 (ASIS1, ASIS2). Receive data is held in the reception buffer registers (RXB1, RXBL1, RXB2, RXBL2), and transmit data is held in the transmission shift registers (TXS1, TXSL1, TXS2, TXSL2).

Figure 10-15 shows the configuration of asynchronous serial interfaces 1 and 2 (UART1, UART2).

(1) Asynchronous serial interface mode registers 10, 11, 20, 21 (ASIM10, ASIM11, ASIM20, ASIM21)

The ASIMn0 and ASIMn1 registers are 8-bit registers that specify the operation of the asynchronous serial interface (n = 1, 2).

(2) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)

The ASIS1 and ASIS2 registers consist of a transmission status flag (SOTn), reception status flag (SIRn), a bit (RB8) that indicates the 9th bit when extension bit addition is enabled, and 3-bit error flags (PEn, FEn, OVEn) that indicate the error status at reception end (n = 1, 2).

(3) Reception control parity check

The receive operation is controlled according to the contents set in the ASIMn0 and ASIMn1 registers. A check for parity errors is also performed during receive operation, and if an error is detected, a value corresponding to the error contents is set in the ASIS1 and ASIS2 registers.

(4) 2-frame continuous reception buffer registers (RXB1, RXB2)/reception buffer registers (RXBL1, RXBL2)

RXBn is a 16-bit (during 2-frame continuous reception, 9-bit extension data reception) buffer register that holds receive data. During 7, 8 bit/character reception, 0 is stored in the MSB.

For 16-bit access to this register, specify RXB1, RXB2, and for access to the lower 8 bits, specify RXBL1, RXBL2.

In the reception enabled state, receive data is transferred from the reception shift register to the reception buffer in synchronization with the completion of shift-in processing of one frame.

A reception completion interrupt request (INTSRn) is generated upon transfer to the reception buffer (when 2frame continuous reception is specified, reception buffer transfer of the second frame).

(5) 2-frame continuous transmission shift registers (TXS1, TXS2)/transmission shift registers (TXSL1, TXSL2)

TXSn is a 9-bit/2-frame continuous transmission processing shift register. Transmission is started by writing data to this register.

A transmission completion interrupt request (INTSTn) is generated in synchronization with the end of transmission of 1 frame or 2 frames including the TXSn data.


For 16-bit access to this register, specify TXS1, TXS2, and for access to the lower 8 bits, specify TXSL1, TXSL2.


(6) Addition of transmission control parity

A transmission operation is controlled by adding a start bit, parity bit, or stop bit to the data that is written to the TXSn or TXSLn register, according to the contents set in the ASIMn0, ASIMn1 registers.

(7) Selector

The selector selects the serial clock source.





10.3.3 Control registers

(1) Asynchronous serial interface mode registers 10, 20 (ASIM10, ASIM20)

The ASIMn0 register is an 8-bit register that controls the UART1, UART2 transfer operation (n = 1, 2). This register can be read/written in 8-bit or 1-bit units.

*

★

- Cautions 1. If a bit other than the RXEn bit of the ASIMn0 register is changed during UARTn transmission or reception, the UARTn operation cannot be guaranteed (n = 1, 2).
 - 2. Set a bit other than the RXEn bit of the ASIMn0 register when the UARTn operation is stopped (when RXEn bit = 0 and transmission is completed). Change the port 3 mode control register (PMC3) after setting the communication mode for bits other than the RXEn bit of the ASIMn0 register.
 - 3. In the case of serial clock output in the clocked (synchronous) mode, ensure that nodes do not output to one another causing conflicts.

RXE1 <6> RXE2 n Bit nan RXEn PS1, PS0	En (PS0 4 PS0 ables/disa 2: Disable 1: Enable 1: Enable 1: Enable 0 0 0	reception reception	otion.		0 SCLS	FFFFA28H Address FFFFFA48H	Initial value
RXE2	PS1	PS0 ables/disa D: Disable 1: Enable pecifies par PS1 0	CL bles reception reception reception rity bit leng PS0 0	SL Stotion.	0 Function O	SCLS	1	
n Bit nan RXEn	ne En	ables/disa D: Disable 1: Enable pecifies par PS1 0	bles reception reception rity bit leng PS0 0	ption. gth. No parity, ext	Function	peration	FFFFFA48H	81H
RXEn	En (D: Disable 1: Enable pecifies par PS1 0	reception reception ity bit leng PS0 0	otion. gth. No parity, ext	0			
RXEn	En (D: Disable 1: Enable pecifies par PS1 0	reception reception ity bit leng PS0 0	otion. gth. No parity, ext	0			
	1	D: Disable 1: Enable pecifies par PS1 0	reception reception ity bit leng PS0 0	gth. No parity, ext				
PS1, PS0	Sp	PS1 0	PS0 0	No parity, ext				
		0	0					
					tension bit o	operation		
		0	1	0 parity		poradori		
			th parity bit = 0 enerated durin					
1	1 0 Odd parity							
		1	1	Even parity				
CL	0): 7 bits	aracter len	igth of transmit	/receive da	ta (1 fram	ne).	
SL	C	D: 1 bit	p bit lengt	h of transmit da	ata.			
SCLS	Sp	ecifies ser	ial clock s	ource.				
		SC	LS		0	peration		
				In asynchro	onous mode	ə Ir	n synchronous	mode
		0)	Internal baud	rate	Exte	ernal clock inpu	ut
		1		generator				
	SL	SL Sp	0: 7 bits 1: 8 bits SL Specifies sto 0: 1 bit 1: 2 bits SCLS Specifies ser SC	0: 7 bits 1: 8 bits SL Specifies stop bit lengt 0: 1 bit 1: 2 bits	0: 7 bits 1: 8 bits SL Specifies stop bit length of transmit data 0: 1 bit 1: 2 bits SCLS SCLS SCLS SCLS In asynchroid 0 Internal baud	0: 7 bits 1: 8 bits SL Specifies stop bit length of transmit data. 0: 1 bit 1: 2 bits SCLS Specifies serial clock source. SCLS SCLS SCLS SCLS SCLS SCLS SCLS O In asynchronous mode 0 Internal baud rate	0: 7 bits 1: 8 bits SL Specifies stop bit length of transmit data. 0: 1 bit 1: 2 bits SCLS SPecifies serial clock source. SCLS SCLS SCLS Operation In asynchronous mode 0 Internal baud rate External	0: 7 bits 1: 8 bits SL Specifies stop bit length of transmit data. 0: 1 bit 1: 2 bits SCLS Specifies serial clock source. SCLS State SCLS State SCLS State SCLS State State

(2) Asynchronous serial interface mode registers 11, 21 (ASIM11, ASIM21)

The ASIMn1 register is an 8-bit register that controls the UART1 and UART2 transfer modes. This register can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address Initial value
ASIM11	0	0	0	0	MOD	UMST	UMSR	EBS	FFFFFA2AH 00H
-									
	7	6	5	4	3	2	1	0	Address Initial value
ASIM21	0	0	0	0	MOD	UMST	UMSR	EBS	FFFFFA4AH 00H

Bit position	Bit name	Function
3	MOD	Specifies operation mode (asynchronous/synchronous mode). 0: Asynchronous mode 1: Synchronous mode
2	UMST	Specifies number of continuous frame transmissions. 0: 1-frame data transmission 1: 2-frame continuous data transmission
1	UMSR	Specifies number of continuous frame receptions.0: 1-frame data reception1: 2-frame continuous data reception
0	EBS	 Specifies extension bit operation for transmit/receive data when no parity is specified (PS0 = PS1 = 0). 0: Disable extension bit addition 1: Enable extension bit addition When the extension bit is specified, 1 data bit is added on top of the 8 bits of transmit/receive data, enabling 9-bit data communication.
		Extension bit specification is valid only when no parity (ASIMn0 register's PS0 bit = PS1 bit = 0) and 1-frame data transmission (UMST bit = 0) are specified. When 0 parity, odd parity, or even parity are specified, or when 2-frame continuous data transmission (UMST bit = 1) is specified, the EBS bit setting becomes invalid and extension bit addition is not performed.
		Extension bit addition (EBS bit = 1) and 2-frame continuous data reception (UMSR bit = 1) cannot be set simultaneously.

(3) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)

The ASISn register is a register that is configured of a UARTn transmission status flag (SOTn), reception status flag (SIRn), a bit (RB8) indicating the 9th bit when extension bit addition is enabled, and 3-bit error flags (PEn, FEn, OVEn) that indicate the error status at reception end (n = 1, 2).

The status flag that indicates reception errors always indicates the most recent error status. In other words, if the same error occurs several times before receive data is read, this flag holds only the status of the error that occurred last.

Each time the ASISn register is read after a receive completion interrupt (INTSRn), read the reception buffer (RXBn or RXBLn). The error flag is cleared when the reception buffer (RXBn or RXBLn) is read.

Also, clear the error flag by reading the reception buffer (RXBn or RXBLn) when a reception error occurs. This register is read-only, in 8-bit or 1-bit units.

	<7>	<6>	5	4	3	<2>	<1>	<0>	Address	Initial valu				
ASIS1	SOT1	SIR1	0	RB8	0	PE1	FE1	OVE1	FFFFFA2CH	00H				
	<7>	<6>	5	4	3	<2>	<1>	<0>	Address	Initial value				
10100	r		0	1	0				FFFFFA4CH					
ASIS2	SOT2	SIR2	0	RB8	0	PE2	FE2	OVE2		00H				
Bit	position	Bit nam	ne				Function							
	7	SOTn	-	tus flag ind	icating trar	smission s								
	,	30111	0:	0: Transmission end timing (when INTSTn is generated) 1: Indicates transmission status ^{№re}										
			Not	bits ha During	as been tra g 2-frame	ansmitted fo	ollowing wr transmissi	ite operatio	specified numb on to the transm atus is until the	nit register.				
				the 2nd frame has been transmitted.										
	6	SIRn	0	 Status flag indicating reception status 0: Reception end timing (when INTSRn is generated) 1: Indicates reception status^{Note} 										
			No	te The r	eception s	tatus is the	status un	til stop bit o	detection from t	he start bit				
	4 RB8			detection timing. Indicates contents of receive data extension bit (1 bit) when 9-bit extended format is specified (EBS bit of ASIMn1 register = 1).										
	2 PEn		0:	Status flag indicating parity error0: Processing to read data from reception buffer1: When transmit parity and receive parity don't match										
			Cau			-			becified or 0 pa In0 register.	arity is				
	1	FEn	0:	Status flag indicating framing error 0: Processing to read data from reception buffer 1: When stop bit is not detected										
	0	OVEn	Sta 0	tus flag ind Processir When UA	icating ove ng to read RTn has c	errun error data from re	ext recept		sing prior to load	ding				
				Since the contents of the reception shift register are transferred to the reception buffer (RXBn, RXBLn) every time 1 frame is received, the following receive data is overwritten to the reception buffer (RXBn, RXBLn) and the previous receive data is discarded.										

(4) 2-frame continuous reception buffer registers 1, 2 (RXB1, RXB2)/reception buffer registers L1, L2 (RXBL1, RXBL2)

The RXBn register is a 16-bit buffer register that holds receive data (during 2-frame continuous reception (UMSR bit of ASIMn1 register = 1), during 9-bit extended data reception (EBS bit of ASIMn1 register = 1)) (n = 1, 2). During 7 or 8 bit/character reception, 0 is stored in the MSB.

For 16-bit access to this register, specify RXBn, and for access to the lower 8 bits, specify RXBLn.

In the receive enabled status, receive data is transferred from the reception shift register to the reception buffer in synchronization with the end of shift-in processing for 1 frame of data.

The reception completion interrupt request (INTSRn) is generated upon transfer of data to the reception buffer (when 2-frame continuous reception is specified, reception buffer transfer of the second frame).


In the reception disabled status, transfer processing to the reception buffer is not performed even if shift-in processing for 1 frame of data has been completed, and the contents of the reception buffer are held. Neither is a reception completion interrupt request generated.

The RXBn register is read-only, in 16-bit units, and the RXBLn register is read-only, in 8-bit units.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
RXB1	RXB15	RXB14	RXB13	RXB12	RXB11	RXB10	RXB9	RXB8	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	FFFFFA20H	Undefined
Rece	ption	buffe	er reg	jiste	r L1]													
									7	6	5	4	3	2	1	0	Address	Initial value
							RX	BL1	RXB7	RXB6	RXB5	RXB4	RXB3	RXB2	RXB1	RXB0	FFFFFA22H	Undefined
Rece	ption	buffe	er reç	jiste	r L2]		RX	BL2	7 RXB7	6 RXB6	5 RXB5	4 RXB4	3 RXB3	2 RXB2	1 RXB1	0 RXB0	Address FFFFFA42H	Initial value Undefined
Bit	t positi	on	Bit	t nam	e								Func	tion				

(a) When 2-frame continuous reception is set

reception.



(b) When 9-bit extension reception is set



When 9-bit extension is set, the extension bit (RXB8) is stored in the RB8 bit of the ASISn register simultaneously with saving to the reception buffer.

(c) Cautions

<1>	Operation upon	occurrence of ove	errun error during	g 2-frame	continuous	reception
-----	-----------------------	-------------------	--------------------	-----------	------------	-----------

During r	normal reception		
Receptio	n completion interrupt (INTSR	n) generated upon end of re	ception of 2nd frame, no error
RXDn	Frame 1	Frame 2	
Reception	on of 3rd frame started befor	re performing reception pro	ocessing
Receptio	n completion interrupt (INTSR	n) generated upon end of re	ception of 2nd frame, no error
RXDn	Frame 1	Frame 2	
Receptio	n completion interrupt not gen	nerated upon end of reception	n of 3rd frame, occurrence of error
RXDn	Frame 3	Frame 3	
Value of	OVEn bit of ASISn register be	ecomes 1.	
	reception of 3rd frame and 4		
Receptio	n completion interrupt (INTSR	n) generated upon end of re	ception of 2nd frame, no error
RXDn	Frame 1	Frame 2	
Receptio	n completion interrupt not gen	nerated upon end of reception	n of 3rd frame, occurrence of error
RXDn	Frame 3	Frame 3	
Value of	OVEn bit of ASISn register be	ecomes 1.	
Receptio	n completion interrupt (INTSR	n) generated upon end of re	ception of 4th frame, no error
RXDn	Frame 3	Frame 4	
Value of	OVEn bit of ASISn register re	mains 1.	
	-		processing, start of reception of
	e after performing reception		
Receptio	on completion interrupt (INTSR	n) generated upon end of re	ception of 2nd frame, no error
RXDn	Frame 1	Frame 2	
Receptio	n completion interrupt not gen	nerated upon end of reception	n of 3rd frame, occurrence of error
RXDn	Frame 3	Frame 3	
Value of	OVEn bit of ASISn register be	ecomes 1.	
Value of	OVEn flag becomes 0 during	reception processing.	
Receptio	on completion interrupt (INTSR	n) generated upon end of re	ception of 4th frame, no error
RXDn	Frame 3	Frame 4	

No occurrence of error

(5) 2-frame continuous transmission shift registers 1, 2 (TXS1, TXS2)/transmission shift registers L1, L2 (TXSL1, TXSL2)

The TXSn register is a 9-bit/2-frame continuous transmission processing shift register (n = 1, 2). Transmission is started by writing data to this register.

A transmission completion interrupt request (INTSTn) is generated in synchronization with the end of transmission of 1 frame or 2 frames including the TXSn data.

For 16-bit access to this register, specify TXSn, and for access to the lower 8 bits, specify TXSLn.

The TXSn register is write-only, in 16-bit units, and the TXSLn register is write-only, in 8-bit units.

Caution TXSn, TXSLn can be read, but since shifting is done in synchronization with the shift clock, the data that is read cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
TXS1	TXS15	TXS14	TXS13	TXS12	TXS11	TXS10	TXS9	TXS8	TXS7	TXS6	TXS5	TXS4	TXS3	TXS2	TXS1	TXS0	FFFFFA24H	Undefined
Trans	missi	ion s	hift ı	egis	ter L	.1]	тх	SL1	7 TXS7	6 TXS6	5 TXS5	4 TXS4	3 TXS3	2 TXS2	1 TXS1	0 TXS0	Address FFFFFA26H	Initial valu Undefined
2-fran	1e co 15	ntinu 14	ious 13	tran 12	smis	sion 10	shif 9	t reg 8	ister 7	2] 6	5	4	3	2	1	0	Address	Initial valu
TXS2	TXS15	TXS14	TXS13	TXS12	TXS11	TXS10	TXS9	TXS8	TXS7	TXS6	TXS5	TXS4	TXS3	TXS2	TXS1	TXS0	FFFFFA44H	Undefined
Trans	missi	ion s	hift r	egis	ter L	.2]		0	7	6	5	4 TYS4	3	2 TXS2	1 TXS1	0 TXS0	Address FFFFFA46H	Initial valu Undefine
Trano							ТХ	SL2	TXS7	TXS6	1722	17.04	1700	17.02	1701	1700		Undenned
	positic	on	Bit	nam	e		TX	SL2	1721	1856	1720		Funct			17.00		

10.3.4 Interrupt requests

The following two types of interrupt request are generated from UARTn (n = 1, 2).

- Reception completion interrupt (INTSRn)
- Transmission completion interrupt (INTSTn)

The reception completion interrupt has higher default priority than the transmission completion interrupt.

Interrupt	Priority
Reception completion	1
Transmission completion	2

Table 10-5. Default Priority of Generated Interrupts

(1) Reception completion interrupt (INTSRn)

In the reception enabled state, the reception completion interrupt (INTSRn) is generated when data in the reception shift register undergoes shift-in processing and is transferred to the reception buffer.

The reception completion interrupt request (INTSRn) is generated following stop bit sampling. The reception completion interrupt (INTSRn) is generated upon occurrence of an error.

In the reception disabled state, no reception completion interrupt is generated.

Caution A reception completion interrupt (INTSRn) is generated when the last bit of receive data (stop bit) is sampled.

(2) Transmission completion interrupt (INTSTn)

Since UARTn does not have a transmission buffer, a transmission completion interrupt request (INTSTn) is generated when one frame of data containing 7-bit or 8-bit characters or two frames of data containing 9-bit characters are shifted out from the transmission shift register (TXSn, TXSLn).

10.3.5 Operation


(1) Data format

Full-duplex serial data is transmitted and received.

Figure 10-16 shows the format of transmit/receive data. One data frame consists of a start bit, character bits, a parity bit, and a stop bit(s). When 2 data frame transfer is set, both frames have the above-described format.

Specification of the character bit length in one data frame, parity selection, and specification of the stop bit length is done using asynchronous serial interface mode registers 10, 20 (ASIM10, ASIM20). Specification of the number of frames and specification of the extension bit is done with asynchronous serial interface mode registers 11, 21 (ASIM11, ASIM21). Data is transmitted LSB first.

Figure 10-16. Asynchronous Serial Interface Transmit/Receive Data Format



	ASIMn0, A	SIMn1 Register	Settings				Data Forma	it	
CL Bit	PS1 Bit	PS0 Bit	SL Bit	EBS Bit	D0 to D6	D7	D8	D9	D10
0	0	0	0	0	DATA	Stop bit	_		_
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit		
1	0	0			DATA	DATA	Stop bit		_
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	_
0	0	0	1	0	DATA	Stop bit	Stop bit	_	_
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit	Stop bit	_
1	0	0			DATA	DATA	Stop bit	Stop bit	—
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	Stop bit
0	0	0	0	1	DATA	Stop bit	—	—	—
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit		_
1	0	0			DATA	DATA	DATA	Stop bit	_
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	—
0	0	0	1	1	DATA	Stop bit	Stop bit		
0	Other than PS1	= PS0 = 0			DATA	Parity bit	Stop bit	Stop bit	
1	0	0			DATA	DATA	DATA	Stop bit	Stop bit
1	Other than PS1	= PS0 = 0			DATA	DATA	Parity bit	Stop bit	Stop bit

Table 10-6. ASIMr	0, ASIMn1 Registe	er Settings and Data Format
-------------------	-------------------	-----------------------------

(2) Transmission operation

The transmission operation is started by writing data to 2-frame continuous transmission shift registers 1, 2 (TXS1, TXS2)/transmission shift registers L1, L2 (TXSL1, TXSL2).

Following data write, the start bit is transmitted from the next shift timing.

Since the UARTn does not have a CTS (transmission enable signal) input pin, use a port when the other party confirms the reception enabled status (n = 1, 2).

(a) Transmission operation start

The transmission operation is started by writing transmit data to 2-frame continuous transmission shift registers 1, 2 (TXS1, TXS2)/transmission shift registers L1, L2 (TXSL1, TXSL2). Then data is output in sequence from LSB to the TXDn pin (transmission in sequence from the start bit). A start bit, parity bit, and stop bit(s) are automatically added.

(b) Transmission interrupt request

When the transmission shift register becomes empty upon completion of the transmission of 1 or 2 frames of data, a transmission completion interrupt request (INTSTn) is generated. The INTSTn interrupt generation timing differs depending on the specified stop bit length. The INTSTn interrupt is generated at the same time that the last stop bit is output.

The transmission operation remains stopped until the data to be transmitted next has been written to the TXSn/TXSLn registers.

Figure 10-17 shows the INTSTn interrupt generation timing.

- Cautions 1. Normally, the transmission completion interrupt (INTSTn) is generated when the transmission shift register becomes empty. However, if the transmission shift register has become empty due to input of RESET, no transmission completion interrupt (INTSTn) is generated.
 - 2. No data can be written to the TXSn or TXSLn registers during transmission operation until INTSTn is generated. Even if data is written, this does not affect the transmission operation.




Figure 10-17. Asynchronous Serial Interface Transmission Completion Interrupt Timing

(3) Continuous transmission of 3 or more frames

In addition to the 1-frame/2-frame transmission function, UARTn also enables continuous transmission of 3 or more frames, using the method shown below (n = 1, 2).

(a) How to continuously transmit 3 or more frames (when the stop bit is 1 bit (SL bit = 0))

Three frames can be continuously transmitted by writing transmit data to the TXSn/TXSLn register in the period between the generation of the transmission completion interrupt request (INTSTn) and $4 \times 2/fxx$ before the output of the last stop bit.

The INTSTn interrupt becomes high level 2/fxx after being output and returns to low level 2/fxx later. TXSn/TXSLn can only be written after the INTSTn interrupt level has fallen. The time from INTSTn interrupt generation to the completion of transmit data writing (t) is therefore indicated by the following expression.

t = (Time of one stop bit) – $(2 \times 2/fxx + 4 \times 2/fxx)$

fxx = Internal system clock

Caution $4 \times 2/fxx$ has a margin of double the clock that can actually be used for operation.

Example Count clock frequency = 32 MHz = 32,000,000 Hz Target baud rate in synchronous mode = 9,600 bps


> t = (1/9615.385) - ((4 + 8)/32,000,000)= 104.000 - 0.375 = 103.625 [μ s]

Therefore, be sure to write transmit data to TXSn/TXSLn within 103 μ s of the generation of the INTSTn interrupt.

Note, however, that because writing to TXSn/TXSLn may be delayed depending on the priority order of the INTSTn interrupt or the interrupt servicing time, be sure to allow sufficient time for writing transmit data after the INTSTn interrupt has been generated. If there is not enough time for continuous transmission due to a delay in writing to TXSn/TXSLn, a 1-bit high level is transmitted.

Note also that if the stop bit length is 2 bits (SL bit = 1), the INTSTn interrupt will be generated when the second stop bit is output.





(4) Reception operation

The reception wait status is entered by setting the RXEn bit of the ASIMn0 register to 1 (n = 1, 2). To start the reception operation, first perform start bit detection. Start bit detection is done by performing sampling of the RXDn pin. When the reception operation is started, serial data is stored to the reception shift register in sequence at the set baud rate. Each time reception of 2 frames or 1 frame of RXBn or RXBLn data has been completed, a reception completion interrupt (INTSRn) is generated. Receive data is transmitted from the reception buffer (RXBn/RXBLn) to memory when this interrupt is serviced.

(a) Reception enabled status

The reception operation is enabled by setting (1) the RXEn bit of the ASIMn0 register.

- RXEn = 1: Reception enabled status
- RXEn = 0: Reception disabled status

In the reception disabled status, the reception hardware is in standby in an initialized state. At this time, no reception completion interrupt is generated, and the contents of the reception buffer are held.

(b) Start of reception operation

The reception operation is started through detection of the start bit.

• In asynchronous mode (MOD bit of ASIMn1 register = 0)

The RXDn pin is sampled using the serial clock from the baud rate generator. After 8 serial clocks have been output following detection of the falling edge of the RXDn pin, the RXDn pin is again sampled. If a low level is detected at this time, the falling edge of the RXDn pin is interpreted as a start bit, the operation shifts to reception processing, and the RXDn pin input is sampled from this point on in units of 16 serial clock output.

If the high level is detected during sampling after 8 serial clocks from detection of the falling edge of the RXDn pin, this falling edge is not recognized as a start bit. The serial clock counter that generates the sample timing is initialized and stops, and input of the next falling edge is waited for.

• In synchronous mode (MOD bit of ASIMn1 register = 1)

The RXDn pin is sampled using the serial clock from the baud rate generator or at the rising edge of serial clock I/O. If the RXDn pin is low level at this time, this is interpreted as a start bit and reception processing starts.

If reception data is interrupted at the fixed low level during reception, reception of this receive data (including error detection) is completed and reception completion interrupt is generated. However, even if the RXD line is fixed at low level, the next reception operation is not started (start bit detection is not performed).

Be sure to set the high level when restarting the reception operation. If the high level is not set, the start bit detection position becomes undefined, and correct reception operation cannot be performed.


(c) Reception completion interrupt request

When reception of one frame of data has been completed (stop bit detection) when the RXEn bit of the ASIMn0 register = 1, the receive data in the shift register is transferred to RXBn/RXBLn and a reception completion interrupt request (INTSRn) is generated after 1 frame or 2 frames of data have been transferred to RXBn/RXBLn.

A reception completion interrupt is also generated upon detection of an error.

When the RXEn bit = 0 (reception disabled), no reception completion interrupt is generated.





- Cautions 1. Even if a reception error occurs, be sure to read 2-frame continuous reception buffer register n (RXBn)/reception buffer register n (RXBLn). If the RXBn or RXBLn register is not read, an overrun error will occur at the next data reception, and the reception error state will continue indefinitely.
 - 2. Reception is always performed with the stop bit length set to 1 bit. A second stop bit is ignored.

(5) Reception errors

The three types of error flags of parity errors, framing errors, and overrun errors are affected in synchronization with reception operation. As a result of data reception, the PEn, FEn, and OVEn flags of the ASISn register are set (1) and a reception completion interrupt request (INTSRn) is generated at the same time.

The contents of error that occurred during reception can be detected by reading the contents of the PEn, FEn, and OVEn flags of the ASISn register during the INTSRn interrupt servicing.

The contents of the ASISn register are reset (0) by reading the ASISn register (if the next receive data contains an error, the corresponding error flag is set (1)).

Error Flag	Reception Error	Causes
PEn	Parity error	The parity specification during transmission did not match the parity of the reception data
FEn	Framing error	No stop bit was detected
OVEn	Overrun error	The reception of the next data was completed before data was read from the reception buffer

Table 10-7. Reception Error Causes

(6) Parity types and corresponding operation

A parity bit is used to detect a bit error in communication data. Normally, the same type of parity bit is used at the transmission and reception sides.

(a) Even parity

<1> During transmission

The parity bit is controlled so that number of bits with the value "1" within the transmit data including the parity bit is even. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 1
- If the number of bits with the value "1" within the transmit data is even: 0

<2> During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is odd.

(b) Odd parity

<1> During transmission

In contrast to even parity, the parity bit is controlled so that the number of bits with the value "1" within the transmit data including the parity bit is odd. The parity bit value is as follows.

- If the number of bits with the value "1" within the transmit data is odd: 0
- If the number of bits with the value "1" within the transmit data is even: 1

<2> During reception

The number of bits with the value "1" within the receive data including the parity bit is counted, and a parity error is generated if this number is even.

(c) 0 parity

During transmission, the parity bit is set to "0" regardless of the transmit data. During reception, no parity bit check is performed. Therefore, no parity error is generated regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is added to the transmit data.

During reception, the receive operation is performed as if there were no parity bit. Since there is no parity bit, no parity error is generated.

10.3.6 Synchronous mode

The synchronous mode can be set with the \overline{ASCKn} pin, which is the serial clock I/O pin (n = 1, 2).

The synchronous mode is set with the MOD bit of the ASIMn1 register, and the serial clock to be used for synchronization is selected with the SCLS bit of the ASIMn0 register.

In the synchronous mode, external clock input is selected when the value of the SCLS bit is 0 (default), and the serial clock output is selected in the case of all other settings. Therefore, when performing settings, make sure that outputs between connection nodes do not conflict.

In the synchronous mode, the falling edge of the serial clock is used as the transmission timing, and the rising edge as the reception timing, but transmit data is output with a delay of 1 system clock (serial clock) (in the external clock synchronous mode, the maximum delay is 2.5 system clocks).




Figure 10-20. Transmission/Reception Timing in Synchronous Mode

	(a) In 1-frame transmission/reception mode
Serial clock	
Transmit data	
Transmission register write signal	Stop bit
Flag in transmission (SOTn)	
Transmission completion interrupt (INTSTn)	
Flag in reception (SIRn)	
Reception completion interrupt (INTSRn)	
Reception buffer (RXBn)	Undefined (hold previous value) 005AH
Reception buffer (RXBLn)	Undefined (hold previous value) X 5AH
Remark n = 1, 2	

Figure 10-21. Transmission/Reception Timing Chart for Synchronous Mode (1/3)

	(b) In 2-frame continuous transmission/reception mode	
Serial clock		
- Transmit data		
Transmission register write signal	Stop bit	Stop bit
Flag in transmission (SOTn)		
Transmission completion interrupt (INTSTn) _		
Flag in reception (SIRn)		
Reception completion interrupt (INTSRn)		
Reception buffer (RXBn)	Undefined (hold previous value) 5A5AH	5A15H
Reception buffer (RXBLn)	Undefined (hold previous value) 5AH	15H

Figure 10-21. Transmission/Reception Timing Chart for Synchronous Mode (2/3)





Figure 10-21. Transmission/Reception Timing Chart for Synchronous Mode (3/3)



Receive data	START	-		STOP	
Flag in reception (SIRn)					
Reception completion interrupt (INTSRn)					
Error interrupt					
-	(b) In 2-	frame continuous rece	ption mode		
Receive data	START	STOP	START	STOP	
Flag in reception (SIRn)					(1)
Reception completion interrupt (INTSRn)					I
Error interrupt		\square			
-		(2)			(3)
<explanation></explanation>					
(2) If an error occu		e is not detected, no rec ne, an error interrupt is g ed position).			
	curs in the secor	nd frame, an error inte	errupt is genei	rated simultaned	ously with
If an error occ	urs in the first fra	me, no error interrupt is	s generated ev	ven if an error o	ccurs in th

10.3.7 Dedicated baud rate generators 1, 2 (BRG1, BRG2)


(1) Configuration of baud rate generators 1, 2 (BRG1, BRG2)

For UART1 and UART2, the serial clock can be selected from the dedicated baud rate generator output or internal system clock (fxx) for each channel.

The serial clock source is specified with registers ASIM10 and ASIM20.

If dedicated baud rate generator output is specified, BRG1 and BRG2 are selected as the clock sources. Since the same serial clock can be shared for transmission and reception for one channel, baud rate is the same for the transmission/reception.

Figure 10-23. Block Diagram of Baud Rate Generators 1, 2 (BRG1, BRG2)



(2) Dedicated baud rate generators 1, 2 (BRG1, BRG2)

BRGn is configured of an 8-bit timer counter for baud rate signal generation, a prescaler mode register that controls the generation of the baud rate signal (PRSMn), a prescaler compare register that sets the value of the 8-bit timer counter (PRSCMn), and a prescaler (n = 1, 2).

(a) Input clock

The internal system clock (fxx) is input to BRGn.

(b) Prescaler mode registers 1, 2 (PRSM1, PRSM2)

The PRSMn register controls generation of the UARTn baud rate signal (n = 1, 2). These registers can be read/written in 8-bit or 1-bit units.

Cautions 1. Do not change the values of the BGCS1 and BGCS0 bits during transmission/ reception operations.


2. Set PRSMn register other than the UARTCEn bit prior to setting the UARTCEn bit to 1 (n = 1, 2).

DDOM				5	4	0	0	DOODA	DOCCO		0011
PRSM1	UARTCI	E1 (0	0	0	0	0	BGCS1	BGCS0	FFFFFA2EH	00H
	<7>	(6	5	4	3	2	1	0	Address	Initial valu
PRSM2	UARTCI	E2 (D C	0	0	0	0	BGCS1	BGCS0	FFFFFA4EH	00H
Bit po	osition	Bit n	ame				F	unction			
7	7	UARTO	CEn	Enable	es baud rat	e counter o	peration.				
				0: S	top baud ra	ate counter	operation	and fix bau	d rate outp	out signal to "0"	
				1: E	nable baud	d rate count	ter operatio	on and star	t baud rate	output operation	on
										output opolau	011.
1,	0	BGCS	1,	Select	s count clo	ck to baud	rate counte			output oporation	011.
1,	0	BGCS		Select	s count clo	ck to baud	rate counte				
1,	0				s count clo BGCS1	ck to baud BGCS0		er.	int clock se		
1,	0					1		er. Cou			
1,	0				BGCS1	BGCSC)	er. Cou 2			
1,	.0				BGCS1 0	BGCS0 0) fxx/2	er. Соц 2 4			
1,	0				BGCS1 0 0	BGCS0 0 1) fxx/2 fxx/4	er. Cou 2 4 3			
1,	0				BGCS1 0 0 1	BGCS0 0 1 0) fxx/2 fxx/8	er. Cou 2 4 3			
1,	0				BGCS1 0 0 1 1	BGCS0 0 1 0) fxx/2 fxx/4 fxx/4 fxx/4	er. Cou 2 4 3			
1,	0				BGCS1 0 0 1 1	BGCS0 0 1 0 1) fxx/2 fxx/4 fxx/4 fxx/4	er. Cou 2 4 3			

(c) Prescaler compare registers 1, 2 (PRSCM1, PRSCM2)

PRSCMn is an 8-bit compare register that sets the value of the 8-bit timer counter (n = 1, 2). These registers can be read/written in 8-bit units.

- Cautions 1. The internal timer counter is cleared by writing to the PRSCMn register. Therefore, do not overwrite the PRSCMn register during transmission operation.
 - 2. Perform PRSCMn register settings prior to setting the UARTCEn bit to 1. If the contents of the PRSCMn register are overwritten when the value of the UARTCEn bit is 1, the cycle of the baud rate signal is not guaranteed.
 - 3. Set the baud rate to 153,600 bps or lower in asynchronous mode, and 1,000,000 bps or lower in synchronous mode.



(d) Baud rate generation

First, when the UARTCEn bit of the PRSMn register is overwritten with 1, the 8-bit timer counter for baud rate signal generation starts counting up with the clock selected with bits BGCS1 and BGCS0 of the PRSMn register. The count value of the 8-bit timer counter is compared with the value of the PRSCMn register, and if these values match, a timer count clock pulse of 1 cycle is output to the output controller for the baud rate.

The output controller for the baud rate reverses the baud rate signal in synchronization with the rising edge of the timer count clock when this pulse is "1".

(e) Cycle of baud rate signal

The cycle of the baud rate signal is calculated as follows.

• When setting value of PRSCMn register is 00H

(Cycle of signal selected with bits BGCS1, BGCS0 of PRSMn register) \times 256 \times 2


• In cases other than above

(Cycle of signal selected with bits BGCS1, BGCS0 of PRSMn register) \times (setting value of PRSCMn register) \times 2


(f) Baud rate setting value

The formulas for calculating the baud rate in the asynchronous mode and the synchronous mode and the formula for calculating the error are as follows.


<1> Formula for calculating baud rate in asynchronous mode



<2> Formula for calculating the baud rate in synchronous mode



<3> Formula for calculating error



<4> Baud rate setting example

In an actual system, the output of a prescaler module, etc. is connected to input clock. Table 10-8 shows the baud rate generator setting data at this time.

Table 10-8. Baud Rate Generator Setting Data (BRG = fxx/2) (1/2)

Desired B	aud Rate	Actual B	aud Rate	BGCSm Bit	PRSCMn	Error
Synchronous Mode	Asynchronous Mode	Synchronous Mode	Asynchronous Mode	(m = 0, 1)	Register Setting Value (n = 1, 2)	
4800	300	4807.692	300.4808	3	208	0.16
9600	600	9615.385	600.9615	3	104	0.16
19200	1200	19230.77	1201.923	3	52	0.16
38400	2400	38461.54	2403.846	3	26	0.16
76800	4800	76923.08	4807.692	3	13	0.16
153600	9600	153846.2	9615.385	2	13	0.16
166400	10400	166666.7	10416.67	1	24	0.16
307200	19200	307692.3	19230.77	1	13	0.16
614400	38400	615384.6	38461.54	0	13	0.16
Setting prohibited	76800	_	71428.57	0	7	-6.99
Setting prohibited	153600	_	166666.7	0	3	8.51

(a) When fxx = 32 MHz

*
*

(b) When fxx = 40 MHz

Desired B	aud Rate	Actual B	aud Rate	BGCSm Bit	PRSCMn	Error
Synchronous Mode	Asynchronous Mode	Synchronous Mode	Asynchronous Mode	(m = 0, 1)	Register Setting Value (n = 1, 2)	
4800	300	4882.813	305.1758	3	256	1.73
9600	600	9615.385	600.9615	3	130	0.16
19200	1200	19230.77	1201.923	3	65	0.16
38400	2400	38461.54	2403.846	2	65	0.16
76800	4800	76923.08	4807.692	1	65	0.16
153600	9600	153846.2	9615.385	0	65	0.16
166400	10400	166666.7	10416.67	0	60	0.16
307200	19200	303030.3	18939.39	0	33	-1.36
614400	38400	625000	39062.5	0	16	1.73
Setting prohibited	76800	_	78125	0	8	1.73
Setting prohibited	153600	_	156250	0	4	1.73

*

Table 10-8. Baud Rate Generator Setting Data (BRG = fxx/2) (2/2)


Desired B	aud Rate	Actual B	aud Rate	BGCSm Bit	PRSCMn	Error
Synchronous Mode	Asynchronous Mode	Synchronous Mode	Asynchronous Mode	(m = 0, 1)	Register Setting Value (n = 1, 2)	
9600	600	9585.89	599.1181	3	163	-0.15
19200	1200	19171.78	1198.236	2	163	-0.15
38400	2400	38343.56	2396.472	1	163	-0.15
76800	4800	76687.12	4792.945	0	163	-0.15
153600	9600	154321	9645.062	0	81	0.47
166400	10400	166666.7	10416.67	0	75	0.16
307200	19200	312500	19531.25	0	40	1.73
614400	38400	625000	39062.5	0	20	1.73
Setting prohibited	76800	-	78125	0	10	1.73
Setting prohibited	153600	-	156250	0	5	1.73

(c) When fxx = 50 MHz

(3) Allowable baud rate range during reception

The degree to which a discrepancy from the transmission destination's baud rate is allowed during reception is shown below.

Caution The equations described below should be used to set the baud rate error during reception so that it always is within the allowable error range.





As shown in Figure 10-24, after the start bit is detected, the receive data latch timing is determined according to the counter that was set by the PRSCMn register. If all data up to the final data (stop bit) is in time for this latch timing, the data can be received normally.

If this is applied to 11-bit reception, the following is theoretically true.

FL = (Brate)⁻¹

Brate: UARTn baud rate

- k: PRSCMn register setting value
- FL: 1-bit data length

When the latch timing margin is 2 clocks of fxx/2, the minimum allowable transfer rate (FLmin) is as follows (fxx: Internal system clock).

$$FLmin = 11 \times FL - \frac{k-2}{2k} \times FL = \frac{21k+2}{2k} FL$$

Therefore, the transfer destination's maximum receivable baud rate (BRmax) is as follows.

BRmax =
$$(FLmin/11)^{-1} = \frac{22k}{21k+2}$$
 Brate

Similarly, the maximum allowable transfer rate (FLmax) can be obtained as follows.

$$\frac{10}{11} \times FLmax = 11 \times FL - \frac{k+2}{2 \times k} \times FL = \frac{21k-2}{2 \times k} FL$$
$$FLmax = \frac{21k-2}{20k} FL \times 11$$

Therefore, the transfer destination's minimum receivable baud rate (BRmin) is as follows.

BRmin =
$$(FLmax/11)^{-1} = \frac{20k}{21k-2}$$
 Brate

(4) Transfer rate in 2-frame continuous reception

In 2-frame continuous reception, the timing is initialized by detecting the start bit of the second frame, so the transfer results are not affected.

10.4 Clocked Serial Interfaces 0, 1 (CSI0, CSI1)

10.4.1 Features

- High-speed transfer: Maximum 5 Mbps
- Half-duplex communications
- Master mode or slave mode can be selected
- Transmission data length: 8 bits or 16 bits can be set
- Transfer data direction can be switched between MSB first and LSB first
- Eight clock signals can be selected (7 master clocks and 1 slave clock)
- 3-wire type SOn: Serial transmit data output

SIn: Serial receive data input

SCKn: Serial clock I/O

- Interrupt sources: 1 type
 - Transmission/reception completion interrupt (INTCSIn)
- Transmission/reception mode and reception-only mode can be specified
- Two transmission buffers (SOTBFn/SOTBFLn, SOTBn/SOTBLn) and two reception buffers (SIRBn/SIRBLn, SIRBEn/SIRBELn) are provided on chip
- Single transfer mode and repeat transfer mode can be specified

Remark n = 0, 1

10.4.2 Configuration

CSIn is controlled via the clocked serial interface mode register (CSIMn) (n = 0, 1). Transmission/reception of data is performed by writing/reading the SIOn register (n = 0, 1).

(1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)

The CSIMn register is an 8-bit register that specifies the operation of CSIn.

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn serial transfer operation.

(3) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data. The SIOn register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

(4) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data. The SIOLn register is used for both transmission and reception. Data is shifted in (reception) and shifted out (transmission) from the MSB or LSB side. The actual transmission/reception operations are started up by accessing the buffer register.

- (5) Clocked serial interface reception buffer registers 0, 1 (SIRB0, SIRB1) The SIRBn register is a 16-bit buffer register that stores receive data.
- (6) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1) The SIRBLn register is an 8-bit buffer register that stores receive data.
- (7) Clocked serial interface read-only reception buffer registers 0, 1 (SIRBE0, SIRBE1) The SIRBEn register is a 16-bit buffer register that stores receive data. The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.
- (8) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1) The SIRBELn register is an 8-bit buffer register that stores receive data. The SIRBELn register is the same as the SIRBLn register. It is used to read the contents of the SIRBLn register.
- (9) Clocked serial interface transmission buffer registers 0, 1 (SOTB0, SOTB1) The SOTBn register is a 16-bit buffer register that stores transmit data.
- (10) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1) The SOTBLn register is an 8-bit buffer register that stores transmit data.
- (11) Clocked serial interface initial transmission buffer registers (SOTBF0, SOTBF1) The SOTBFn register is a 16-bit buffer register that stores the initial transmit data in the repeat transfer mode.
- (12) Clocked serial interface initial transmission buffer register L (SOTBFL0, SOTBFL1) The SOTBFLn register is an 8-bit buffer register that stores initial transmit data in the repeat transfer mode.

(13) Selector

The selector selects the serial clock to be used.

(14) Serial clock controller

Controls the serial clock supply to the shift register. Also controls the clock output to the SCKn pin when the internal clock is used.

(15) Serial clock counter

Counts the serial clock output or input during transmission/reception operation, and checks whether 8-bit or 16-bit data transmission/reception has been performed.

(16) Interrupt controller

Controls the interrupt request timing.




Figure 10-25. Block Diagram of Clocked Serial Interface

10.4.3 Control registers

- (1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)
 The CSIMn register controls the CSIn operation (n = 0, 1).
 These registers can be read/written in 8-bit or 1-bit units (however, bit 0 is read-only).
 - Caution Overwriting the TRMDn, CCL, DIRn, CSIT, and AUTO bits of the CSIMn register can be done only when the CSOTn bit = 0. If these bits are overwritten at any other time, the operation cannot be guaranteed.

	<7>	<6>	5	<4>	3	2	1	<0>	Address	Initial valu
CSIM0	CSICAE	0 TRMD0	CCL	DIR0	CSIT	AUTO	0	CSOT0	FFFFF900H	00H
	<7>	<6>	5	<4>	3	2	1	<0>	Address	Initial valu
CSIM1	CSICAE	1 TRMD1	CCL	DIR1	CSIT	AUTO	0	CSOT1	FFFFF910H	00H
Bit po	osition	Bit name				F	unction			
	7	CSICAEn	0: E 1: E The in to 0. F		n operation n operation n circuit car kn and SOr	n. n be reset a	-		ing the CSICA CAEn bit = 0, r	
	6	TRMDn	0: F 1: T When output registe When	Receive-onl Transmissic the TRMD t is fixed to er.	y mode on/reception n bit = 0, re low level.	eceive-only Data recep	transfer is tion is sta	rted by readi	and the SOn p ng the SIRBn y writing data	
	5	CCL	0: 8	fies data le bits 6 bits	ngth.					
	4	DIRn	0: F	ies transfe irst bit of tr irst bit of tr	ansfer data		3/LSB).			
	3	CSIT	0: N 1: E	lo delay Delay mode on The de (CKS2	e (interrupt elay mode to CSK0 I mode (CK	(CSIT bit = bits of the	nal is dela = 1) is val CSICn re	gister are n	e). le master mo ot 111B). In t lot set the de	he
:	2	AUTO	0: 5	fies single t Single trans epeat trans	fer mode	de or repea	at transfer	mode.		
	0	CSOTn	0: 10	ndicating tra dle status Transfer exe						
1			Court	on The C	COT:: 1:4 :					

(2) Clocked serial interface clock selection registers 0, 1 (CSIC0, CSIC1)

The CSICn register is an 8-bit register that controls the CSIn transfer operation (n = 0, 1). These registers can be read/written in 8-bit or 1-bit units.

Caution The CSICn register can be overwritten only when the CSICAEn bit of the CSIMn register = 0.

		7	6	5		4	3	2	1	0	Address	Initial value
SIC	0	0	0	0		CKP	DAP	CKS2	2 CKS1	CKS0	FFFFF901H	00H
	_	7	6	5		4	3	2	1	0	Address	Initial value
SIC	21	0	0	0		СКР	DAP	CKS2	2 CKS1	CKS0	FFFFF911H	00H
Г	Bi	t position	Bit na	ame					Functio	n		
F		4, 3	CKP, D	AP	Sr	pecifies op	eration mo	ode.				
		., 0	0, 2		Сr		010000					
						СКР	DAP		C	peration m	ode	
						0	0	SCKn SOn (ou SIn (ii				
						0	1	SCKn SOn (ou SIn (ii	tput)		4XD03XD02XD01 4XD03XD02XD01 4XD13XD12XD11	
						1	0	SCKn SOn (ou SIn (ir	tput)			
						1	1	SCKn SOn (ou SIn (ir	tput) DO7			
		2 to 0	CK62+			Remark						
		2 to 0	CKS2 to CKS0	J	S	pecifies se	nai Ciuck.					
						CKS2	CKS1	CKS0	Ser	ial clock	M	ode
						0	0	0	fxx/2 ⁷		Maste	r mode
						0	0	1	fxx/2 ⁶		Maste	r mode
						0	1	0	fxx/2 ⁵		Maste	r mode
						0	1	1	fxx/2 ⁴		Maste	r mode
						1	0	0	fxx/2 ³			r mode
						1	0	1	fxx/2 ²			r mode
						1	1	0		rated by BR		r mode
						1	1	1	External clo	ock (SCKn)	Slave	e mode
						Remark	fxx: Inte n = 0, 1		tem clock f	requency		
			1		1		11 - U, I					

(3) Clocked serial interface reception buffer registers 0, 1 (SIRB0, SIRB1)

The SIRBn register is a 16-bit buffer register that stores receive data (n = 0, 1).

When the receive-only mode is set (TRMDn bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBn register.

These registers are read-only, in 16-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

- Cautions 1. Read the SIRBn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1).
 - 2. When the single transfer mode has been set (AUTO bit of CSIMn register = 0), perform read operation only in the idle state (CSOTn bit of CSIMn register = 0). If the SIRBn register is read during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
SIRB0	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	FFFFF902H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
							_	_	_	_	_	_	_	_				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
SIRB1	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	SIRB	FFFFF912H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit po	ositior	۱	Bit r	name								F	unctio	on				
Bitpt								eive d										

(4) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1)

The SIRBLn register is an 8-bit buffer register that stores receive data (n = 0, 1).

When the receive-only mode is set (TRMDn bit of CSIMn register = 0), the reception operation is started by reading data from the SIRBLn register.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, these registers can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBLn register is the same as the lower bytes of the SIRBn register.

- Cautions 1. Read the SIRBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).
 - 2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform read operation only in the idle state (CSOTn bit of CSIMn register = 0). If the SIRBLn register is read during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address Initial valu
SIRBL0	SIRB	7 SIRB6	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF902H 00H
_	7	6	5	4	3	2	1	0	Address Initial valu
SIRBL1	SIRB	7 SIRB6	SIRB5	SIRB4	SIRB3	SIRB2	SIRB1	SIRB0	FFFFF912H 00H
•	OILD		SIKBS	SIKB4	SIRDS	SIKBZ	SILET	SIKBU	
Bit pos		Bit name	31833	311114	SIRBS		Inction	SINDU	

(5) Clocked serial interface read-only reception buffer registers 0, 1 (SIRBE0, SIRBE1)

The SIRBEn register is a 16-bit buffer register that stores receive data (n = 0, 1).

These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBEn register is the same as the SIRBn register. It is used to read the contents of the SIRBn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBEn register.

2. The SIRBEn register can be read only if the 16-bit data length is set (CCL bit of CSIMn register = 1).

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
SIRBE0	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	FFFFF906H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial val
SIRBE1	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	SIRBE	FFFFF916H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit po	sition		Bit na	ame								Fu	Inctio	n				
	o 0	SI	RBE1	15 to	S	tores	recei	ve da	ta.									

(6) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1)

The SIRBELn register is an 8-bit buffer register that stores receive data (n = 0, 1).

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIRBELn register is the same as the SIRBLn register. It is used to read the contents of the SIRBLn register.

Cautions 1. The receive operation is not started even if data is read from the SIRBELn register.

2. The SIRBELn register can be read only if the 8-bit data length has been set (CCL bit of CSIMn register = 0).

	7	6	5	4	3	2	1	0	Address Initial value
SIRBEL0	SIRBE7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF906H 00H
	7	6	5	4	3	2	1	0	Address Initial value
SIRBEL1	SIRBE7	SIRBE6	SIRBE5	SIRBE4	SIRBE3	SIRBE2	SIRBE1	SIRBE0	FFFFF916H 00H
Bit posi	ition	Bit name				Fur	nction		
Bit posi 7 to		Bit name RBE7 to	Stores r	eceive data	Э.	Fur	nction		

(7) Clocked serial interface transmission buffer registers 0, 1 (SOTB0, SOTB1)

The SOTBn register is a 16-bit buffer register that stores transmit data (n = 0, 1).

When the transmission/reception mode is set (TRMDn bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBn register.

These registers can be read/written in 16-bit units.

- Cautions 1. Access the SOTBn register only when the 16-bit data length is set (CCL bit of CSIMn register = 1).
 - 2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBn register is accessed during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
SOTB0	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	FFFFF904H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial val
SOTB1	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	SOTB	FFFFF914H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit po	sition		Bit n	ame								F	unctic	n				
	to 0	S	OTB1	15 to	S	Stores	trans	smit d	lata.									
15 1																		

(8) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1)

The SOTBLn register is an 8-bit buffer register that stores transmit data (n = 0, 1).

When the transmission/reception mode is set (TRMDn bit of CSIMn register = 1), the transmission operation is started by writing data to the SOTBLn register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBLn register is the same as the lower bytes of the SOTBn register.

- Cautions 1. Access the SOTBLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0).
 - 2. When the single transfer mode is set (AUTO bit of CSIMn register = 0), perform access only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBLn register is accessed during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address Initial valu
SOTBLO	SOTB	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF904H 00H
									-
	7	6	5	4	3	2	1	0	Address Initial valu
SOTBL1	SOTB	SOTB6	SOTB5	SOTB4	SOTB3	SOTB2	SOTB1	SOTB0	FFFFF914H 00H
					1				
					1	1		1	
		1							
Bit pos	ition	Bit name				Fu	nction		·

(9) Clocked serial interface initial transmission buffer registers 0, 1 (SOTBF0, SOTBF1)

The SOTBFn register is a 16-bit buffer register that stores initial transmission data in the repeat transfer mode (n = 0, 1).

The transmission operation is not started even if data is written to the SOTBFn register. These registers can be read/written in 16-bit units.

Caution Access the SOTBFn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBFn register is accessed during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
SOTBF0	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	FFFFF908H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
SOTBF1	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	SOTBF	FFFFF918H	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
Bit pos	sition		Bit na	ame								Fu	nctior	1				
15 te	0 0		OTBF		St	tores	initial	trans	missi	on da	ta in r	epeat	t trans	sfer m	ode.			

(10) Clocked serial interface initial transmission buffer registers L0, L1 (SOTBFL0, SOTBFL1)

The SOTBFLn register is an 8-bit buffer register that stores initial transmission data in the repeat transfer mode (n = 0, 1).

The transmission operation is not started even if data is written to the SOTBFLn register.

These registers can be read/written in 8-bit or 1-bit units.

The SOTBFLn register is the same as the lower bytes of the SOTBFn register.

Caution Access the SOTBFLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SOTBFLn register is accessed during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address	Initial valu
SOTBFL0	SOTBF	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF908H	00H
	7	6	5	4	3	2	1	0	Address	Initial valu
	r									
SOTBFL1	SOTBF	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	00H
SOTBFL1	SOTBF	SOTBF6	SOTBF5	SOTBF4	SOTBF3	SOTBF2	SOTBF1	SOTBF0	FFFFF918H	00H
SOTBFL1 Bit posi	·	Bit name	SOTBF5	SOTBF4	SOTBF3		SOTBF1	SOTBF0	FFFFF918H	00H

(11) Serial I/O shift registers 0, 1 (SIO0, SIO1)

The SIOn register is a 16-bit shift register that converts parallel data into serial data (n = 0, 1).

The transfer operation is not started even if the SIOn register is read.

These registers are read-only, in 16-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

Caution Read the SIOn register only when the 16-bit data length has been set (CCL bit of CSIMn register = 1), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SIOn register is read during data transfer, the data cannot be guaranteed.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial val
SIO0	SIO15	SIO14	SIO13	SIO12	SIO11	SIO10	SIO9	SIO8	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFF90AH	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial val
SIO1	SIO15	SIO14	SIO13	SIO12	SIO11	SIO10	SIO9	SIO8	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SI01	SIO0	FFFFF91AH	0000H
Bit	positic	on	Bit	t nam	e								Funct	ion				
1	5 to 0		SIO1 SIO0			Data side.	is sh	ifted i	n (rec	ceptio	n) or	shifte	d out	(trans	missi	on) fro	om the MSB or	LSB

(12) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)

The SIOLn register is an 8-bit shift register that converts parallel data into serial data (n = 0, 1).

The transfer operation is not started even if the SIOLn register is read.

These registers are read-only, in 8-bit or 1-bit units.

In addition to reset input, this register can also be initialized by clearing (0) the CSICAEn bit of the CSIMn register.

The SIOLn register is the same as the lower bytes of the SIOn register.

Caution Read the SIOLn register only when the 8-bit data length has been set (CCL bit of CSIMn register = 0), and only in the idle state (CSOTn bit of CSIMn register = 0). If the SIOLn register is read during data transfer, the data cannot be guaranteed.

	7	6	5	4	3	2	1	0	Address Initial value
SIOLO	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFF90AH 00H
_	7	6	5	4	3	2	1	0	Address Initial value
SIOL1	SIO7	SIO6	SIO5	SIO4	SIO3	SIO2	SIO1	SIO0	FFFFF91AH 00H
Bit po	sition	Bit name				F	unction		

10.4.4 Operation

(1) Single transfer mode

(a) Usage

In the receive-only mode (TRMDn bit of CSIMn register = 0), transfer is started by reading^{Note 1} the receive data buffer register (SIRBn/SIRBLn) (n = 0, 1).

In the transmission/reception mode (TRMDn bit of CSIMn register = 1), transfer is started by writing^{Note 2} to the transmit data buffer register (SOTBn/SOTBLn).

In the slave mode, the operation must be enabled beforehand (CSICAEn bit of CSIMn register = 1).

When transfer is started, the value of the CSOTn bit of the CSIMn register becomes 1 (transmission execution status).

Upon transfer completion, the transmission/reception completion interrupt (INTCSIn) is set (1), and the CSOTn bit is cleared (0). The next data transfer request is then waited for.

- **Notes 1.** When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, read the SIRBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, read the SIRBLn register.
 - When the 16-bit data length (CCL bit of CSIMn register = 1) has been set, write to the SOTBn register. When the 8-bit data length (CCL bit of CSIMn register = 0) has been set, write to the SOTBLn register.

Caution When the CSOTn bit of the CSIMn register = 1, do not manipulate the CSIn register.





Figure 10-26. Timing Chart in Single Transfer Mode (1/2)






(b) Clock phase selection

The following shows the timing when changing the conditions for clock phase selection (CKP bit of CSICn register) and data phase selection (DAP bit of CSICn register) under the following conditions.

- Data length = 8 bits (CCL bit of CSIMn register = 0)
- First bit of transfer data = MSB (DIRn bit of CSIMn register = 0)
- No interrupt request signal delay control (CSIT bit of CSIMn register = 0)








Figure 10-27. Timing Chart According to Clock Phase Selection (2/2)

- (c) Transmission/reception completion interrupt request signals (INTCSI0, INTCSI1) INTCSIn is set (1) upon completion of data transmission/reception.
 - Caution The delay mode (CSIT bit = 1) is valid only in the master mode (bits CKS2 to CKS0 of the CSICn register are not 111B). The delay mode cannot be set when the slave mode is set (bits CKS2 to CKS0 = 111B).





Figure 10-28. Timing Chart of Interrupt Request Signal Output in Delay Mode (1/2)







(2) Repeat transfer mode

(a) Usage (receive-only)

- <1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the receive-only mode (TRMDn bit of CSIMn register = 0).
- <2> Read SIRBn register (start transfer with dummy read).
- <3> Wait for transmission/reception completion interrupt request (INTCSIn).
- <4> When the transmission/reception completion interrupt request (INTCSIn) has been set (1), read the SIRBn register^{Note} (reserve next transfer).
- <5> Repeat steps <3> and <4> (N 2) times (N: Number of transfer data).
- <6> Following output of the last transmission/reception completion interrupt request (INTCSIn), read the SIRBEn register and the SIOn register^{Note}.
- **Note** When transferring N number of data, receive data is loaded by reading the SIRBn register from the first data to the (N 2)th data. The (N 1)th data is loaded by reading the SIRBEn register, and the Nth (last) data is loaded by reading the SIOn register.






In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SIRBn register can be read within the next transfer reservation period. If the SIRBn register cannot be read, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last data can be obtained by reading the SIOn register following completion of the transfer.

(b) Usage (transmission/reception)

- <1> Set the repeat transfer mode (AUTO bit of CSIMn register = 1) and the transmission/reception mode (TRMDn bit of CSIMn register = 1).
- <2> Write the first data to the SOTBFn register.
- <3> Write the 2nd data to the SOTBn register (start transfer).
- <4> Wait for a transmission/reception completion interrupt request (INTCSIn).
- <5> When the transmission/reception completion interrupt request (INTCSIn) has been set (1), write the next data to the SOTBn register (reserve next transfer), and read the SIRBn register to load the receive data.
- <6> Repeat steps <4> and <5> as long as data to be sent remains.
- <7> Wait for the INTCSIn interrupt. When the interrupt request signal is set (1), read the SIRBn register to load the (N 1)th receive data (N: Number of transfer data).
- <8> Following the last transmission/reception completion interrupt request (INTCSIn), read the SIOn register to load the Nth (last) receive data.





In the case of the repeat transfer mode, two transfer requests are set at the start of the first transfer. Following the transmission/reception completion interrupt request (INTCSIn), transfer is continued if the SOTBn register can be written within the next transfer reservation period. If the SOTBn register cannot be written, transfer ends and the SIRBn register does not receive the new value of the SIOn register. The last receive data can be obtained by reading the SIOn register following completion of the transfer.

(c) Next transfer reservation period

In the repeat transfer mode, the next transfer must be prepared with the period shown in Figure 10-31.





Figure 10-31. Timing Chart of Next Transfer Reservation Period (1/2)






(d) Cautions


To continue repeat transfers, it is necessary to either read the SIRBn register or write to the SOTBn register during the transfer reservation period.

If access is performed to the SIRBn register or the SOTBn register when the transfer reservation period is over, the following occurs.

(i) In case of contention between transfer request clear and register access


Since request cancellation has higher priority, the next transfer request is ignored. Therefore, transfer is interrupted, and normal data transfer cannot be performed.





(ii) In case of contention between interrupt request and register access

Since continuous transfer has stopped once, executed as a new repeat transfer. In the slave mode, a bit phase error transfer error results (refer to **Figure 10-33**). In the transmission/reception mode, the value of the SOTBFn register is retransmitted, and illegal data is sent.





10.4.5 Output pins

(1) SCKn pin

When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the \overline{SCKn} pin output status is as follows (n = 0, 1).

СКР	CKS2	CKS1	CKS0	SCKn Pin Output			
0	Don't care	Don't care	Don't care	Fixed to high level			
1	1	1	1	Fixed to high level			
	Other than abo	ove	Fixed to low level				

Table 10-9. SCKn Pin Output Status

Remarks 1. n = 0, 1

2. When any of bits CKP and CKS2 to CKS0 of the CSICn register is overwritten, the SCKn pin output changes.

(2) SOn pin

When the CSIn operation is disabled (CSICAEn bit of CSIMn register = 0), the SOn pin output status is as follows (n = 0, 1).

TRMDn	DAP	AUTO	CCL	DIRn	SOn Pin Output
0	Don't care	Don't care	Don't care	Don't care	Fixed to low level
1	0	Don't care	Don't care	Don't care	SO latch value (low level)
	1	0	0	0	SOTB7 value
				1	SOTB0 value
			1	0	SOTB15 value
				1	SOTB0 value
		1	0	0	SOTBF7 value
				1	SOTBF0 value
			1	0	SOTBF15 value
				1	SOTBF0 value

Table 10-10. SOn Pin Output Status

Remarks 1. n = 0, 1

- 2. When any of bits TRMDn, CCL, DIRn, and AUTO of the CSIMn register or DAP bit of the CSICn register is overwritten, the SOn pin output changes.
- 3. SOTBm: Bit m of SOTBn register (m = 0, 7, 15)
- 4. SOTBFm: Bit m of SOTBFn register (m = 0, 7, 15)

10.4.6 Dedicated baud rate generator 3 (BRG3)

(1) Configuration of baud rate generator 3 (BRG3)

The CSI0 and CSI1 serial clocks can be selected from the dedicated baud rate generator output or internal system clock (fxx).

The serial clock source is specified with registers CSIC0 and CSIC1.

If dedicated baud rate generator output is specified, BRG3 is selected as the clock source.

Since the same serial clock can be shared for transmission and reception, baud rate is the same for the transmission/reception.




Figure 10-34. Block Diagram of Baud Rate Generator 3 (BRG3)

(2) Dedicated baud rate generator 3 (BRG3)

BRG3 is configured of an 8-bit timer counter that generates the baud rate signal, a prescaler mode register 3 (PRSM3) that controls baud rate signal generation, a prescaler compare register 3 (PRSCM3) that sets the value of the 8-bit timer counter, and a prescaler.

(a) Input clock

The internal system clock (fxx) is input to BRG3.

(b) Prescaler mode register 3 (PRSM3)

The PRSM3 register controls generation of the CSI0 and CSI1 baud rate signals. This register can be read/written in 8-bit or 1-bit units.

Cautions 1. Do not change the values of the BGCS1 and BGCS0 bits during transmission/ reception operation.

 Set the PRSM3 register prior to setting the CSICAEn bit of the CSIMn register to 1 (n = 0, 1).

	7	6	5	4	3	2	1	0	Address	Initial value		
PRSM3	0	0	0	CE	0	0	BGCS1	BGCS0	FFFFF920H	00H		
_												
Bit	position	Bit name Function										
4 CE Enables baud rate counter operation. 0: Stop baud rate counter operation and fix baud rate output signal to 0. 1: Enable baud rate counter operation and start baud rate output operation												
	1, 0	BGCS1, BGCS0	Sel	Selects count clock for baud rate counter.								
				BGCS1	BGCS	0	Cc	ount clock s	election			
				0	0	fxx	/4					
				0	1	fxx	/8					
				1	0	fxx	/16					
				1	1	fxx	/32					
			F	Remark f	x: Interna	l system	clock					

(c) Prescaler compare register 3 (PRSCM3)

PRSCM3 is an 8-bit compare register that sets the value of the 8-bit timer counter. This register can be read/written in 8-bit units.

- Cautions 1. The internal timer counter is cleared by writing to the PRSM3 register. Therefore, do not write to the PRSCM3 register during transmission.
 - 2. Set the PRSCM3 register prior to setting the CSICAEn bit of the CSIMn register to 1. If the contents of the PRSCM3 register are overwritten when the value of the CSICAEn bit is 1, the cycle of the baud rate signal is not guaranteed.

PRSCM3 PRSCM7 PRSCM6 PRSCM5 PRSCM4 PRSCM3 PRSCM2 PRSCM1 PRSCM0 FFFF922H 00H		7	6	5	4	3	2	1	0	Address	Initial value
	PRSCM3	PRSCM7	PRSCM6	PRSCM5	PRSCM4	PRSCM3	PRSCM2	PRSCM1	PRSCM0	FFFFF922H	00H

(d) Baud rate signal cycle

The baud rate signal cycle is calculated as follows.

- When setting value of PRSCM3 register is 00H (Cycle of signal selected with bits BGCS1, BGCS0 of PRSM3 register) × 256 × 2
- In cases other than above

(Cycle of signal selected with bits BGCS1, BGCS0 of PRSM3 register) \times (setting value of PRSCM3 register) \times 2

(e) Baud rate setting value

Table 10-11. Baud Rate Generator Setting Data

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	1	4000000
0	0	2	2000000
0	0	4	1000000
0	0	8	500000
0	0	16	250000
0	0	40	100000
0	0	80	50000
0	0	160	25000
0	1	200	10000
1	0	200	5000

(a) When fxx = 32 MHz

(b) When fxx = 40 MHz

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	2	2500000
0	0	5	1000000
0	0	10	500000
0	0	20	250000
0	0	50	100000
0	0	100	50000
0	0	200	25000
0	1	250	10000
1	0	250	5000

(c) When fxx = 50 MHz

BGCS1	BGCS0	PRSCM Register Value	Clock (Hz)
0	0	2	3125000
0	0	4	1562500
0	0	5	1250000
0	0	10	625000
0	0	25	250000
0	0	50	125000
0	0	125	50000
0	0	250	25000
0	1	250	12500
1	0	250	6250

Caution Set the transfer clock so that it does not fall below the minimum value of 200 ns of the SCKn cycle (tcYsk1) prescribed in the electrical specifications.

CHAPTER 11 FCAN CONTROLLER

The V850E/IA1 features a 1 channel on-chip FCAN (Full Controller Area Network) controller that complies with the CAN specification Ver. 2.0, PartB active.

11.1 Function Overview

Table 11-1 presents an overview of V850E/IA1 functions.

Function	Description
Protocol	CAN Protocol Ver. 2.0, PartB active (standard and extended frame transmission/reception)
Baud rate	Maximum 1 Mbps (during 16 MHz clock input)
Data storage	 Allocated to common access-enabled RAM area RAM that is mapped to an unused message byte can be used for CPU processing or other processing
Mask functions	• Four
	Global masks and local masks can be used without distinction
Message configuration	Can be declared as transmit or receive messages
No. of messages	32
Message storage method	 Storage to reception buffer corresponding to ID Storage to buffer specified by receive mask function
Remote reception	 Remote frames can be received in either the receive message buffer or the transmit message buffer If a remote frame is received by a transmit message buffer, there is a choice between having the remote request processed by the CPU or starting the auto transmit function.
Remote transmission	The remote frame can be sent either by setting the transmit message's RTR bit (M_CTRLn register) or by setting the receive message's send request.
Time stamp function	A time stamp function can be set for receive messages and transmit messages.
Diagnostic functions	 Read-enabled error counter is provided. "Valid protocol operation flag" is provided for verification of bus connections. Receive-only mode (with auto baud rate detection) is provided. Diagnostic processing mode is provided.
Low-power mode	CAN sleep mode (wake up function using CAN bus is enabled)CAN stop mode (wake up function using CAN bus is disabled)

Table 11-1. Overview of Functions

Remark n = 00 to 31

11.2 Configuration

FCAN is composed of the following four blocks.

(1) NPB interface

This functional block provides an NPB (NEC peripheral I/O bus) interface as a means of transmitting and receiving signals.

(2) MAC (Memory Access Controller)

This functional block controls access to the CAN module and to the CAN RAM within the FCAN.

(3) CAN module

This functional block is involved in the operation of the CAN protocol layer and its related settings.

(4) CAN RAM

This is the CAN memory functional block, which is used to store message IDs, message data, etc.




Figure 11-1. Block Diagram of FCAN

11.3 Configuration of Messages and Buffers

Note:		New	
Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name
xxxxm800H to xxxxm81FH	Message buffer 0 field	xxxxmA00H to xxxxmA1FH	Message buffer 16 field
xxxxm820H to xxxxm83FH	Message buffer 1 field	xxxxmA20H to xxxxmA3FH	Message buffer 17 field
xxxxm840H to xxxxm85FH	Message buffer 2 field	xxxxmA40H to xxxxmA5FH	Message buffer 18 field
xxxxm860H to xxxxm87FH	Message buffer 3 field	xxxxmA60H to xxxxmA7FH	Message buffer 19 field
xxxxm880H to xxxxm89FH	Message buffer 4 field	xxxxmA80H to xxxxmA9FH	Message buffer 20 field
xxxxm8A0H to xxxxm8BFH	Message buffer 5 field	xxxxmAA0H to xxxxmABFH	Message buffer 21 field
xxxxm8C0H to xxxxm8DFH	Message buffer 6 field	xxxxmAC0H to xxxxmADFH	Message buffer 22 field
xxxxm8E0H to xxxxm8FFH	Message buffer 7 field	xxxxmAE0H to xxxxmAFFH	Message buffer 23 field
xxxxm900H to xxxxm91FH	Message buffer 8 field	xxxxmB00H to xxxxmB1FH	Message buffer 24 field
xxxxm920H to xxxxm93FH	Message buffer 9 field	xxxxmB20H to xxxxmB3FH	Message buffer 25 field
xxxxm940H to xxxxm95FH	Message buffer 10 field	xxxxmB40H to xxxxmB5FH	Message buffer 26 field
xxxxm960H to xxxxm97FH	Message buffer 11 field	xxxxmB60H to xxxxmB7FH	Message buffer 27 field
xxxxm980H to xxxxm99FH	Message buffer 12 field	xxxxmB80H to xxxxmB9FH	Message buffer 28 field
xxxxm9A0H to xxxxm9BFH	Message buffer 13 field	xxxxmBA0H to xxxxmBBFH	Message buffer 29 field
xxxxm9C0H to xxxxm9DFH	Message buffer 14 field	xxxxmBC0H to xxxxmBDFH	Message buffer 30 field
xxxxm9E0H to xxxxm9FFH	Message buffer 15 field	xxxxmBE0H to xxxxmBFFH	Message buffer 31 field

Table 11-2. Configuration of Messages and Buffers

- **Note** CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.
- Caution When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.
 - Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programable I/O Area field.
 - Map the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.

Remark For details of message buffers, see 3.4.9 Programmable peripheral I/O registers.

11.4 Time Stamp Function

The FCAN controller supports a time stamp function. This function is needed to build a global time system.

The time stamp function is implemented using a 16-bit free-running time stamp counter.

Two types of time stamp function can be selected for message reception in the FCAN controller. Use bit 3 (TMR) of the CAN1 control register (C1CTRL) to set the desired time stamp function. When the TMR bit is 0, the time stamp counter value is captured after the SOF is detected on the CAN bus (see **Figure 11-2**) and when the TMR bit is 1, the time stamp counter value is captured after the EOF is detected on the CAN bus (a valid message is confirmed) (see **Figure 11-3**).





Figure 11-2. Time Stamp Function Setting for Message Reception (When C1CTRL Register's TMR Bit = 0)

Remark n = 00 to 31





In a global time system, the timer value must be captured using the SOF.

In addition, the ability to capture the time stamp counter value when message is stored in CAN message buffer n is useful for evaluating the FCAN controller's performance.

The captured time stamp counter value is stored in CAN message buffer n, so CAN message buffer n has its own time stamp function (n = 00 to 31).

When the SOF is detected on the CAN bus while transmitting a message, there is an option to replace the last two bytes of the message with the captured time stamp counter value by setting bit 5 (ATS) of CAN message control register n (M_CTRLn). This function can be selected for CAN message buffer n on a buffer by buffer basis. Figure 11-4 shows the time stamp setting when the ATS bit = 1.




Table 11-3. Example When Adding Captured Time Stamp Counter Value to Last 2 Bytes of Transmit Message

Data Field	Data 1	Data 2	Data 3	Data 4	Data 5	Data 6	Data 7	Data 8
DLC Bit Value ^{Neer}								
1	M_DATAn0 register value	-	_	_	_	_	_	_
2	Note 2	Note 3	-	-	-	-	-	-
3	M_DATAn0 register value	Note 2	Note 3	_	_	_	_	_
4	M_DATAn0 register value	M_DATAn1 register value	Note 2	Note 3	_	_	_	_
5	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	Note 2	Note 3	_	_	_
6	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	Note 2	Note 3	_	_
7	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	M_DATAn4 register value	Note 2	Note 3	_
8	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	M_DATAn4 register value	M_DATAn5 register value	Note 2	Note 3
9 to 15	M_DATAn0 register value	M_DATAn1 register value	M_DATAn2 register value	M_DATAn3 register value	M_DATAn4 register value	M_DATAn5 register value	Note 2	Note 3

Notes 1. See 11.10 (2) CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31).

2. The lower 8 bits of the time stamp counter value when the SOF is detected on the CAN bus

3. The higher 8 bits of the time stamp counter value when the SOF is detected on the CAN bus

Remark n = 00 to 31

11.5 Message Processing

A modular system is used for the FCAN controller. Consequently, messages can be placed at any location within the message area.

The messages can be linked to mask functions that are in turn linked to CAN modules.

11.5.1 Message transmission

The FCAN system is a multiplexed communication system. The priority of message transmission within this system is determined based on message identifiers (IDs).

To facilitate communication processing by application software when there are several messages awaiting transmission, the CAN module uses hardware to check the message IDs and automatically determine whether or not linked messages are prioritized.

This eliminates the need for software-based priority control.

In addition, the priority at transmission can be controlled by setting the PBB bit of the C1DEF register.

• When the PBB bit is set to 0 (see Figure 11-5)


Transmission priority is controlled by the identifier (ID).

The number^{Note} of messages waiting to be transmitted in the message buffer that can be set simultaneously by application software is up to five messages per CAN module.

Note The number of message buffers when the TRQ bit of the M_STAT00 to M_STAT31 registers = 1.


• When the PBB bit is set to 1 (see Figure 11-6)

Transmission priority is controlled by the message numbers. The number of messages waiting to be transmitted in the message buffer is not limited by the application software.









11.5.2 Message reception

When two or more message buffers of the CAN module receive a message, the storage priority of the received messages is as follows (the storage priority differs between data frames and remote frames).

Priority	Conditions
2 (High)	Unmasked message buffer
3	Message buffer linked to mask 0
4	Message buffer linked to mask 1
5	Message buffer linked to mask 2
6 (Low)	Message buffer linked to mask 3

Table 11-4. Storage Priority for Data Frame Reception

Table 11-5. Storage Priority for Remote Frame Reception

Priority	Conditions
1 (High)	Transmit message buffer
2	Unmasked message buffer
3	Message buffer linked to mask 0
4	Message buffer linked to mask 1
5	Message buffer linked to mask 2
6 (Low)	Message buffer linked to mask 3

A message (data frame or remote frame) is always stored in a receive message buffer with a higher priority, not in a receive buffer with a lower priority. For example, when the unmasked receive message buffer and the message buffer linked to mask 0 have the same ID, a message is always stored in the unmasked receive message buffer even if the unmasked receive message buffer has already received a message.

When two or more message buffers with the same priority exist in the same CAN module, the priority is as follows.

Table 11-6. Priority of Same Priority Level

Priority	Condition
1 (High)	DN bit of M_STAT register is not set (1)
2 (Low)	DN bit of M_STAT register is set (1)

When two or more message buffers with the same priority exist, the message buffer with the smaller message number takes precedence.

Also, when two or more message buffers with the same ID exist, the message buffer with the smaller message number takes precedence.

11.6 Mask Function

A mask linkage function can be defined for each received message.

This means that there is no need to distinguish between local masks and global masks.


When the mask function is used, the received message's identifier is compared with the message buffer's identifier and the message can be stored in the defined message buffer regardless of whether the mask sets "0" or "1" as a result of the comparison.

When the mask function is operating, a bit whose value is defined as "1" by masking is not subject to the abovementioned comparison between the received message's identifier and the message buffer's identifier.

However, this comparison is performed for any bit whose value is defined as "0" by masking.

For example, let us assume that all messages that have a standard-format ID in which bits ID27 to ID25 = 0 and bits ID24 and ID22 = 1 are to be stored in message buffer 14 (which is linked by mask 1 as explained in **11.10 (7)**). The procedure for this example is shown below.

<1> Identifier bits to be stored in message buffer



<2> Identifier bits set to message buffer 14 (example) (Using CAN message ID registers L14 and H14 (M_IDL14 and M_IDH14))

ID28	ID27	ID26	ID25	ID24	ID23	ID22	ID21	ID20	ID19	ID18
0	0	0	0	1	0	1	0	0	0	0
ID17	ID16	ID15	ID14	ID13	ID12	ID11	ID10	ID9	ID8	ID7
0	0	0	0	0	0	0	0	0	0	0
ID6	ID5	ID4	ID3	ID2	ID1	ID0	_			
0	0	0	0	0	0	0				

Message buffer 14 is set as a standard-format identifier linked to mask 1 (see 11.10 (7)).

<3> Mask setting for mask 1 (example)

CMID28, CMID23, and CMID21 to CMID0 are set to 1.

(Using CAN1 address mask 1 registers L and H (C1MASKL1 and C1MASKH1))

CMID28	CMID27	CMID26	CMID25	CMID24	CMID23	CMID22	CMID21	CMID20	CMID19	CMID18
1	0	0	0	0	1	0	1	1	1	1
CMID17	CMID16	CMID15	CMID14	CMID13	CMID12	CMID11	CMID10	CMID9	CMID8	CMID7
1	1	1	1	1	1	1	1	1	1	1
CMID6	CMID5	CMID4	CMID3	CMID2	CMID1	CMID0				
1	1	1	1	1	1	1				
emark ²	I: Do not c): Compar	• •	mask)				_			

User's Manual U14492EJ4V1UD

11.7 Protocol

FCAN is a high-speed multiplex communication protocol designed to enable real-time communications in automotive applications. The CAN specification is generally divided into two layers (physical layer and data link layer). The data link layer is further divided into logical link control and medium access control. The composition of these layers is illustrated below.



Higher	Applicatio	n layer	Not applicable
Ť	Data link layer	Logical link control (LLC)	Message and status handling rules
		 Medium access control (MAC) 	Protocol rules
Lower	Physical la	ayer	Signal level and bit expression rules

11.7.1 Protocol mode function

(1) Standard format mode

2048 different identifiers can be set in this mode. The standard format mode uses 11-bit identifiers, which means that it can handle up to 2032 messages.

(2) Extended format mode

This mode is used to extend the number of identifiers that can be set.

- While the standard format mode uses 11-bit identifiers, the extended format mode uses 29-bit (11 bits + 18 bits) identifiers which expands the amount of messages that can be handled to 2048 × 2¹⁸ messages.
- Extended format mode is set when "recessive (R): recessive in wired OR" is set for both the SRR and IDE bits in the arbitration field.
- When an extended format mode message and a standard format mode remote frame are transmitted at the same time, the node that transmitted the extended format mode message is set to receive mode.

11.7.2 Message formats

Four types of frames are used in CAN protocol messages. The output conditions for each type of frame are as follows.

- Data frame: Frame used for transmit data
- Remote frame: Frame used for transmit requests from receiving side
- Error frame: Frame that is output when an error has been detected
- · Overload frame: Frame that is output when receiving side is not ready

RemarkDominant (D):Dominant in wired ORRecessive (R):Recessive in wired ORIn the figure shown below, (D) = 0 and (R) = 1.

(1) Data frame and remote frame

<1> Data frame

A data frame is the frame used for transmit data. This frame is composed of seven fields.





Figure 11-8. Data Frame

<2> Remote frame

A remote frame is transmitted when the receiving node issues a transmit request.

A remote frame is similar to a data frame, except that the "data field" is deleted and the RTR bit of the "arbitration field" is recessive.







(2) Description of fields

<1> Start of frame (SOF)

The start of frame field is a 1-bit dominant (D) field that is located at the start of a data frame or remote frame.








- The start of frame field starts when the bus line level changes.
- When "dominant (D)" is detected at the sample point, reception continues.
- When "recessive (R)" is detected at the sample point, bus idle mode is set.

<2> Arbitration field

The arbitration field is used to set the priority, data frame or remote frame, and protocol mode. This field includes an identifier, frame setting (RTR bit), and protocol mode setting bit.










Table 11-7. RTR Bit Settings

Frame Type	RTR Bit
Data frame	Dominant
Remote frame	Recessive

Table 11-8. Protocol Mode Setting and Number of Identifier (ID) Bits

Protocol Mode	SRR Bit	IDE Bit	No. of Bits
Standard format mode	None	Dominant (D)	11 bits
Extended format mode	Recessive (R)	Recessive (R)	29 bits

<3> Control field

The control field sets "N" as the number of data bytes in the data field (N = 0 to 8). r1 and r0 are fixed as dominant (D). The data length code bits (DLC3 to DLC0) set the byte count.

Remark DLC3 to DLC0: Bits 3 to 0 in CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31) (see 11.10 (2))




Figure 11-13. Control Field

In standard format mode, the arbitration field's IDE bit is the same bit as the r1 bit.

	Data Len	Data Byte Count		
DLC3	DLC2	DLC1	DLC0	
0	0	0	0	0 bytes
0	0	0	1	1 byte
0	0	1	0	2 bytes
0	0	1	1	3 bytes
0	1	0	0	4 bytes
0	1	0	1	5 bytes
0	1	1	0	6 bytes
0	1	1	1	7 bytes
1	0	0	0	8 bytes
	Other that	an above	8 bytes regardless of the values of DLC3 to DLC0	


Table 11-9. Data Length Code Settings


Caution In the remote frame, there is no data field even if the data length code is not 0000B.

<4> Data field

The data field contains the amount of data set by the control field. Up to 8 units of data can be set.

Remark Data units in the data field are each 8 bits long and are ordered MSB first.





<5> CRC field

The CRC field is a 16-bit field that is used to check for errors in transmit data. It includes a 15-bit CRC sequence and a 1-bit CRC delimiter.

Figure 11-15. CRC Field


	d) —► I ◄ — (ACK field)	
R		
-	CRC sequence	
	CRC delimiter (15 bits) (1 bit)	

- The polynomial P(X) used to generate the 15-bit CRC sequence is expressed as: $X^{15} + X^{14} + X^{10} + X^8 + X^7 + X^4 + X^3 + 1$
- Transmitting node: No bit stuffing in start of frame, arbitration field, control field, or data field: The transferred CRC sequence is calculated entirely from basic data bits.
- Receiving node: The CRC sequence calculated using data bits that exclude the stuffing bits in the receive data is compared with the CRC sequence in the CRC field. If the two CRC sequences do not match, the node is passed to an error frame.

<6> ACK field

The ACK field is used to confirm normal reception. It includes a 1-bit ACK slot and a 1-bit ACK delimiter.

Figure 11-16. ACK Field



- The receiving node outputs the following depending on whether or not an error is detected between the start of frame field and the CRC field.
 - If an error is detected: ACK slot = Recessive (R)
 - If no error is detected: ACK slot = Dominant (D)
- The transmitting node outputs two "recessive (R)" bits and confirms the receiving node's receive status.

<7> End of frame (EOF)

The end of frame field indicates the end of transmission or reception. It includes 7 "recessive (R)" bits.

Figure 11-17. End of Frame (EOF)

(ACK field)─ -	•	End of frame	 (Interframe space or over	rload frame)	
D		(7 bits)		-	

<8> Interframe space

The interframe space is inserted after the data frame, remote frame, error frame, and overload frame to separate one frame from the next one.

Error active node


When the bus is idle, transmit enable mode is set for each node. Transmission then starts from a node that has received a transmit request.

If the node is an error active node, the interframe space is composed of a 3- or 2-bit intermission field and bus idle field.

Error passive node

After an 8-bit bus idle field, transmit enable mode is set. Receive mode is set if a transmission starts from a different node in bus idle mode.

The error passive node is composed of an intermission field, suspend transmission field, and bus idle field.





Transmit Status	Operation
No pending transmissions	Receive operation is performed when start of frame output by other node is detected.
Pending transmission exists	Identifier is transmitted when start of frame output by local node is detected.

Table 11-10. Operation When Third Bit of Intermission Is "Dominant (D)"

<9> Error frame

An error frame is used to output from a node in which an error has been detected.

When a passive error flag is being output, if there is "dominant (D)" output from another node, the passive error flag does not end until 6 consecutive bits are detected on the same level. If the bit following the 6 consecutive "recessive (R)" bits is "dominant (D)", the error frame ends when the next "recessive (R)" bit is detected.




Figure 11-19. Error Frame

<10> Overload frame

An overload frame is output starting from the first bit in an intermission in cases where the receiving node is not yet ready to receive.

If a bit error is detected in intermission mode, it is output starting from the bit following the bit where the bit error was detected.




Figure 11-20. Overload Frame

11.8 Functions

11.8.1 Determination of bus priority

(1) When one node has started transmitting

• In bus idle mode, the node that outputs data first starts transmission.

(2) When several nodes have started transmitting

- The node that has the longest string of consecutive "dominant (D)" bits starting from the first bit in the arbitration field has top priority for bus access ("dominant (D)" bits take precedence due to wired OR bus arbitration).
- The transmitting node compares the arbitration field which it has output and the bus data level.

Table 11-11.	Determination	of Bus Priority
--------------	---------------	-----------------

Matched levels	Transmission continues
Mismatched levels	When a mismatch is detected, data output stops at the next bit, and the operation switches to receiving.

(3) Priority between data frame and remote frame

• If a bus conflict occurs between a data frame and a remote frame, the data frame takes priority because its last bit (RTR) is "dominant (D)".

11.8.2 Bit stuffing

Bit stuffing is when one bit of inverted data is added for resynchronization to prevent burst errors when the same level is maintained for five consecutive bits.

Table 11-12. Bit Stuffing

Transmit	When transmitting data frames and remote frames, if the same level is maintained for five bits between the start of frame and CRC fields, one bit of data whose level is inverted from the previous level is inserted before the next bit.
Receive	When receiving data frames and remote frames, if the same level is maintained for five bits between the start of frame and CRC fields, the next bit of data is deleted before receiving is resumed.

11.8.3 Multi-master

Since bus priority is determined based on the identifier, any node can be used as the bus master.

11.8.4 Multi-cast

Even when there is only one transmitting node, the same identifier can be set for several nodes, so that the same data can be received by several nodes at the same time.

11.8.5 CAN sleep mode/CAN stop mode function

The CAN sleep mode/CAN stop mode function is able to set the FCAN controller to sleep (standby) mode to reduce power consumption.

The CAN sleep mode is set via the procedure stipulated in the CAN specification. The CAN sleep mode can be set to wake up by the bus operation, however the CAN stop mode cannot be set to wake up by the bus operation (this is controlled via CPU access).

11.8.6 Error control function

(1) Types of errors

Error Type	Description of Error		Detected Status		
	Detection Method	Detection Condition	Transmit/ Receive	Field/Frame	
Bit error	Comparison of output level and bus level (excludes stuff bits)	Mismatch between levels	Transmitting/ receiving nodes	Bits outputting data on bus in start of frame to end of frame, error frame, or overload frame	
Stuff error	Use stuff bits to check receive data	Six consecutive bits of same-level data	Transmitting/ receiving nodes	Start of frame to CRC sequence	
CRC error	Comparison of CRC generated from receive data and received CRC sequence	CRC mismatch	Receiving node	Start of frame to data field	
Form error	Check fixed-format field/frame	Detection of inverted fixed format	Receiving node	 CRC delimiter ACK field End of frame Error frame Overload frame 	
ACK error	Use transmitting node to check ACK slot	Use ACK slot to detect recessive	Transmitting node	ACK slot	

Table 11-13. Types of Errors

(2) Error frame output timing

Table 11-14. Error Frame Output Timing

Error Type	Output Timing
Bit error, stuff error, form error, ACK error	Error frame is output at the next bit following the bit where error was detected
CRC error	Error frame is output at the next bit following the ACK delimiter

(3) Handling of errors

The transmitting node retransmits the data frame or remote frame after the error frame has been transmitted.

(4) Error statuses

(a) Types of error statuses

The three types of error statuses are listed below.

Error active Error passive Bus off

- Error status is controlled by the transmit error counter and receive error counter (see 11.10 (23) CAN1 error count register (C1ERC)).
- The various error statuses are categorized according to their error counter values.
- The error flags used to output error statuses differ between transmit and receive operations.
- When the error counter value reaches 96 or more, the bus status must be tested since the bus may become seriously damaged.
- During startup, if only one node is active, the error frame and data are repeatedly resent because no ACK is returned even data has been transmitted.

In such cases, bus off mode cannot be set. Even if the node that is sending the transmit message repeatedly experiences an error status, bus off mode cannot be set.

Error Status Type	Operation	Error Counter Value	Type of Output Error Flag
Error active	Transmit/ receive	0 to 127	Active error flag (6 consecutive "dominant (D)" bits)
Error passive	Transmit	128 to 255	Passive error flag (6 consecutive "recessive
	Receive	128 or more	(R)" bits)
Bus off	Transmit	256 or more	Transfer is not possible. When a string of at least 11 consecutive "recessive (R)" bits occurs 128 times, the error counter is zero-cleared and the error active status can be resumed.

Table 11-15. Types of Error Statuses

(b) Error counter

The error counter value is incremented each time an error occurs and is decremented when a transmit or receive operation ends normally. The count-up/count-down timing occurs at the first bit of the error delimiter.

Status	Transmit Error Counter (TEC7 to TEC0)	Receive Error Counter (REC7 to REC0)
Receiving node has detected an error (except for bit errors that occur in an active error flag or overload flag)	No change	+1
"Dominant (D)" is detected following error frame's error flag output by the receiving node	No change	+8
 Transmitting node has sent an error flag [When error counter = ±0] <1> When an ACK error was detected during error passive status and a "dominant (D)" was not detected during passive error flag output <2> When a stuff error occurs in the arbitration field 	+8	No change
Detection of bit error during output of active error flag or overload flag (transmitting node with error active status)	+8	No change
Detection of bit error during output of active error flag or overload flag (receiving node with error active status)	No change	+8
14 consecutive "dominant (D)" bits were detected from the start of each node's active error flag or overload flag, followed by detection of eight consecutive dominant bits. Each node has detected eight consecutive dominant bits after a passive error flag.	+8	+8
The transmitting node has completed a transmit operation without any errors $(\pm 0$ if error counter value is 0).	-1	No change
The receiving node has completed a receive operation without any errors.	No change	 -1 (1 ≤ REC7 to REC0 ≤ 127) ±0 (REC7 to REC0 = 0) 127 is set (REC7 to REC0 > 127)

Table 11-16. Error Counter

(c) Occurrence of bit error during intermission

In this case, an overload frame occurs.

Caution When an error occurs, error control is performed according to the contents of the transmitting and receiving error counters as they existed prior to the error's occurrence. The error counter value is incremented only after an error flag has been output.

11.8.7 Baud rate control function

(1) Prescaler

The FCAN controller of the V850E/IA1 includes a prescaler for dividing the clock supplied to the CAN (fmem1). This prescaler generates a clock (fBTL) that is based on a division ratio ranging from 2 to 128 applied to the CAN base clock (fMEM) when the C1BRP register's TLM bit = 0 and based on a division ratio ranging from 2 to 256 applied to the CAN base clock (fMEM) when the TLM bit = 1 (refer to 11.10 (26) CAN1 bit rate prescaler register (C1BRP)).

(2) Nominal bit time (8 to 25 time quantum)

A definition of 1 data bit time is shown below.

Remark 1 time quantum = 1/fBTL




Figure 11-21. Nominal Bit Time

IPT is a period in which the current bit level is referenced and judgment for the next processing is performed. IPT is indicated by the expression below using the clock supplied to CAN (fmem1). $IPT = 1/f_{MEM1} \times 3$

*

(3) Data bit synchronization

- Since the receiving node has no synchronization signal, synchronization is performed using level changes that occur on the bus.
- As for the transmitting node, data is transmitted in sync with the transmitting node's bit timing.

(a) Hardware synchronization

This is bit synchronization that is performed when the receiving node has detected a start of frame in bus idle mode.

- When a falling edge is detected on the bus, the current bit is assigned to the sync segment and the next bit is assigned to the prop segment. In such cases, synchronization is performed regardless of the SJW.
- Since bit synchronization must be established after a reset or after a wake-up, hardware synchronization is performed only at the first level change that occurs on the bus (for the second and subsequent level changes, bit synchronization is performed as shown below).




Figure 11-22. Coordination of Data Bit Synchronization

(b) Resynchronization

Resynchronization is performed when a level change is detected on the bus (only when the previous sampling is at the recessive level) during a receive operation.

- The edge's phase error is produced by the relative positions of the detected edge and sync segment.
 <Phase error symbols>
 - 0: When edge is within sync segment

Positive: Edge is before sample point (phase error)

Negative: Edge is after sample point (phase error)

- When the edge is detected as within the bit timing specified by the SJW, synchronization is performed in the same way as hardware synchronization.
- When the edge is detected as extending beyond the bit timing specified by the SJW, synchronization is performed on the following basis.

When phase error is positive: Phase segment 1 is lengthened to equal the SJW

When phase error is negative: Phase segment 2 is shortened to equal the SJW

• A "shifting" of the baud rate for the transmitting and receiving nodes moves the relative position of the sample point for data on the receiving node.




Figure 11-23. Resynchronization


11.9 Cautions on Bit Set/Clear Function

The FCAN control registers include registers whose bits can be set or cleared via the CPU and via the CAN interface. An operation error occurs if the following registers are written to directly, so do not directly write (via bit manipulation, read/modify/write, or direct writing of target values) values to them.

- CAN global status register (CGST)
- CAN global interrupt enable register (CGIE)
- CAN1 control register (C1CTRL)
- CAN1 definition register (C1DEF)
- CAN1 interrupt enable register (C1IE)

All 16 bits in the above registers can be read via the usual method. Use the procedure described in Figure 11-24 below to set or clear the lower 8 bits in these registers.

Setting or clearing of lower 8 bits in the above registers is performed in combination with the higher 8 bits (see **Figure 11-25**). Figure 11-24 shows how the values of set bits or clear bits relate to set/clear/no change operations in the corresponding register.





15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
set 7	set 6	set 5	set 4	set 3	set 2	set 1	set 0	clear 7	clear 6	clear 5	clear 4	clear 3	clear 2	clear 1	clear		
set n					clear n					Bit n status after bit set/clear operation							
		0			0					No change							
		0			1					0							
	1					0					1						
1					1					No change							

Figure 11-25. 16-Bit Data During Write Operation

11.10 Control Registers

(1) FCAN clock selection register (PRM04)

The PRM04 register is used to select the clock (fMEM1) supplied to CAN1. The clock is selected according to the clock frequency. This register can be read/written in 8-bit or 1-bit units.

Caution Set this register before using FCAN.

	7		6	5	4	3	2	1	0	Address	Initial value
PRM04	0		0	0	0	0	0	PRM5	PRM4	FFFFF930H	00H
Bit pos	sition	Bit	name					Function			
1,	0	PRN PRN	,	Specifies	FCAN clo	ck (fмем1) s	upplied to	CAN1.			
	PRM5 PRM4 Input clock specification							cation			
				0	0	fxx/4	(when fxx	> 48 MHz)			
				0	1	fxx/2	(when 16	MHz < fxx ≤	32 MHz)		
				1	0	fxx/3	(when 32	MHz < fxx ≤	48 MHz)		
				1	1	fxx (when fxx ≤	16 MHz)			
Re	mark	fxx:	Interna	l system c	lock						

(2) CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)

The M_DLCn register sets the byte count in the data field of CAN message buffer n (n = 00 to 31). When receiving, the receive data field's byte count is set (to 1). These registers can be read/written in 8-bit units.

Caution When receiving a remote frame with an extended ID and storing it in the receive message buffer, the values of DLC3 to DLC0 in the message buffer are cleared to 0 regardless of the values of DLC3 to DLC0 on the CAN bus.

(n =	M_DLCn 00 to 31)	=U ^{Note}	RFU ^{Note}	RFU ^{Note}	RFU ^{Note}	DLC3	DLC2	DLC1	DLC0	See Table 11-17	Undefin			
											r			
	Bit position	Bit n	ame				Fund	ction						
	3 to 0	3 to 0 DLC3 to DLC0			Control field data for setting the number of bytes in the data field									
				DLC3	DLC2	DLC1	DLCO) Data		de of Transmit/Re ⁄lessage	ceive			
				0	0	0	0			0 bytes				
				0	0	0	1			1 byte				
				0	0	1	0		2 bytes					
				0	0	1	1			3 bytes				
				0	1	0	0			4 bytes				
		0 1 0 1				5 bytes								
				0	1	1	0			6 bytes				
				0	1	1	1			7 bytes				
				1	0	0	0			8 bytes				
				Other than	above				es regardle 8 to DLC0	ess of the values of	f			
														

Note RFU (Reserved for Future Use) indicates a reserved bit. Be sure to clear this bit to 0 when writing the M_DLCn register.

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_DLC00	xxxxm804H	M_DLC16	xxxxmA04H
M_DLC01	xxxxm824H	M_DLC17	xxxxmA24H
M_DLC02	xxxxm844H	M_DLC18	xxxxmA44H
M_DLC03	xxxxm864H	M_DLC19	xxxxmA64H
M_DLC04	xxxxm884H	M_DLC20	xxxxmA84H
M_DLC05	xxxxm8A4H	M_DLC21	xxxxmAA4H
M_DLC06	xxxxm8C4H	M_DLC22	xxxxmAC4H
M_DLC07	xxxxm8E4H	M_DLC23	xxxxmAE4H
M_DLC08	xxxxm904H	M_DLC24	xxxxmB04H
M_DLC09	xxxxm924H	M_DLC25	xxxxmB24H
M_DLC10	xxxxm944H	M_DLC26	xxxxmB44H
M_DLC11	xxxxm964H	M_DLC27	xxxxmB64H
M_DLC12	xxxxm984H	M_DLC28	xxxxmB84H
M_DLC13	xxxxm9A4H	M_DLC29	xxxxmBA4H
M_DLC14	xxxxm9C4H	M_DLC30	xxxxmBC4H
M_DLC15	xxxxm9E4H	M_DLC31	xxxxmBE4H

Table 11-17. Addresses of M_DLCn (n = 00 to 31)

Note CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

(3) CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)

The M_CTRLn register is used to set the frame format of the data field in messages stored in CAN message buffer n (n = 00 to 31).

These registers can be read/written in 8-bit units.

M		7	6	5	4	3	2	1	0	Address	Initial valu
(n = 0	CTRLn 00 to 31)	MDE1	RMDE	0 ATS	IE	MOVR	RFU ^{Notes 1, 2}	RFU ^{Notes 1, 3}	RTR	See Table 11-18	Undefine
Г											
	Bit position	Bit n	ame				Func	tion			
	7	RMD	Ξ1	buffer. 0: DN flag	g not set wl	hen remote	when a rem frame is rec ne is receive	ceived	s receive	ed on a transmit m	essage
					lf a rem RMDE1	ote frame	arrives at ot been set	the trans	mit me	IDE0 bit is irrelev ssage buffer wh notified, nor are	en the
	6 R	RMD	≣0		e frame au	to acknowle	f remote frar edge functio edge functio	n cleared	nowledg	ge function.	
					When th transmit RMDE0 transmis	ne RTR bit message = 0. 1	has been has a remo his preve remote f	set (to 1) (ote frame), t nts a wo rame draw	(when t the RMI rst-case	it messages. he receive mess DE0 bit is proces e scenario (in 00% bus load o	sed as which

(2/2)

Bit position	Bit name	Function
5	ATS	Specifies whether or not to add a time stamp when transmitting.0: Time stamp not added when transmitting1: Time stamp added when transmitting
		 Cautions 1. The ATS bit is used only for transmit messages. 2. When the ATS bit has been set (to 1) and the data length code specifie at least two bytes, the last two bytes are replaced by a time stamp (see Table 11-3). The added time stamp counter value is sent over the buvia the SOF of the message. When this occurs, the last two bytes (which are defined as a data field) are ignored.
4	IE	Specifies the enable/disable setting for interrupt requests. 0: Interrupt requests disabled 1: Interrupt requests enabled
		 Cautions 1. An interrupt request is generated when interrupts are enabled under the following conditions. When a message is transmitted from the transmit message buffer When a message is received by the receive message buffer When a remote frame is transmitted from the receive message buffer When a remote frame is received by the transmit message buffer When a remote frame is received by the transmit message buffer When a remote frame is received by the transmit message buffer When a remote frame is received by the transmit message buffer when the auto acknowledge function has not been set (RMDE0 bit = 0 An interrupt request is not generated when interrupts are enabled under the following conditions. When a remote frame is received by the transmit message buffer when the auto acknowledge function has been set (RMDE0 bit = 1) An interrupt request is generated under the following conditions even interrupts are disabled. When a remote frame is received by the receive message buffer when the auto acknowledge function has not been set (RMDE0 bit = 0)
3	MOVR	This is the flag that indicates a message buffer overwrite. 0: Overwrite does not occur after DN bit is cleared 1: Overwrite occurs at least once after DN bit is cleared
		Caution An overwrite of the message buffer occurs when the CAN module write new data to the message buffer or when the DN bit has already been so (to 1). The MOVR bit is updated each time new data is stored in the message buffer.
0	RTR	Specifies frame type. 0: Data frame transmit/receive 1: Remote frame transmit/receive
		Caution When the RTR bit has been set (to 1) for a transmit message, a remove frame is transmitted instead of a data frame.

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_CTRL00	xxxxm805H	M_CTRL16	xxxxmA05H
M_CTRL01	xxxxm825H	M_CTRL17	xxxxmA25H
M_CTRL02	xxxxm845H	M_CTRL18	xxxxmA45H
M_CTRL03	xxxxm865H	M_CTRL19	xxxxmA65H
M_CTRL04	xxxxm885H	M_CTRL20	xxxxmA85H
M_CTRL05	xxxxm8A5H	M_CTRL21	xxxxmAA5H
M_CTRL06	xxxxm8C5H	M_CTRL22	xxxxmAC5H
M_CTRL07	xxxxm8E5H	M_CTRL23	xxxxmAE5H
M_CTRL08	xxxxm905H	M_CTRL24	xxxxmB05H
M_CTRL09	xxxxm925H	M_CTRL25	xxxxmB25H
M_CTRL10	xxxxm945H	M_CTRL26	xxxxmB45H
M_CTRL11	xxxxm965H	M_CTRL27	xxxxmB65H
M_CTRL12	xxxxm985H	M_CTRL28	xxxxmB85H
M_CTRL13	xxxxm9A5H	M_CTRL29	xxxxmBA5H
M_CTRL14	xxxxm9C5H	M_CTRL30	xxxxmBC5H
M_CTRL15	xxxxm9E5H	M_CTRL31	xxxxmBE5H

Table 11-18. Addresses of M_CTRLn (n = 00 to 31)

(4) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31)

The M_TIMEn register is the register where the time stamp counter value is written upon completion of data reception (n = 00 to 31).

These registers can be read/written in 16-bit units.

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
	M_TIMEn	ΤS	TS	TS	ΤS	ΤS	ΤS	ΤS	ΤS	ΤS	ΤS	TS	тs	тs	TS	тs	тs	See Table 11-19	Undefine
(n =	= 00 to 31)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
	Bit positio	n	Bit n	ame									Fund	ction					
	15 to 0		TS15 TS0	to	In	dicate	s the	time	stamp	o cour	nter v	alue.							
					Ca	autior	bu (tir the	ffer, ne st e MT2	if the amp 2 to M	new cour /IT0 b	data iter v oits o	a is s value) f the	tored is s M_C	l in tl tored ONFr	he m in tl n regi	essag ne M_ ister	ge bu _TIME are s	the receive me offer, a 16-bit the En register only et to value othe s set according	me tag v when er than

Table 11-19. Addresses of M_TIMEn (n = 00 to 31)

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_TIME00	xxxxm806H	M_TIME16	xxxxmA06H
M_TIME01	xxxxm826H	M_TIME17	xxxxmA26H
M_TIME02	xxxxm846H	M_TIME18	xxxxmA46H
M_TIME03	xxxxm866H	M_TIME19	xxxxmA66H
M_TIME04	xxxxm886H	M_TIME20	xxxxmA86H
M_TIME05	xxxxm8A6H	M_TIME21	xxxxmAA6H
M_TIME06	xxxxm8C6H	M_TIME22	xxxxmAC6H
M_TIME07	xxxxm8E6H	M_TIME23	xxxxmAE6H
M_TIME08	xxxxm906H	M_TIME24	xxxxmB06H
M_TIME09	xxxxm926H	M_TIME25	xxxxmB26H
M_TIME10	xxxxm946H	M_TIME26	xxxxmB46H
M_TIME11	xxxxm966H	M_TIME27	xxxxmB66H
M_TIME12	xxxxm986H	M_TIME28	xxxxmB86H
M_TIME13	xxxxm9A6H	M_TIME29	xxxxmBA6H
M_TIME14	xxxxm9C6H	M_TIME30	xxxxmBC6H
M_TIME15	xxxxm9E6H	M_TIME31	xxxxmBE6H

(5) CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7) (n = 00 to 31)

The M_DATAnx registers are areas where up to 8 bytes of transmit or receive data is stored (n = 00 to 31, x = 0 to 7).

These registers can be read/written in 8-bit units.

	7	6	5	4	3	2	1	0	Address Initial	l value
M_DATAn0 (n = 00 to 31)	D0_7	D0_6	D0_5	D0_4	D0_3	D0_2	D0_1	D0_0	See Table 11-20 Unde	əfined
,	7	6	5	4	3	2	1	0	Address Initial	l value
M_DATAn1 (n = 00 to 31)	D1_7	D1_6	D1_5	D1_4	D1_3	D1_2	D1_1	D1_0	See Table 11-20 Unde	efined
,	7	6	5	4	3	2	1	0	Address Initial	l value
M_DATAn2 (n = 00 to 31)	D2_7	D2_6	D2_5	D2_4	D2_3	D2_2	D2_1	D2_0	See Table 11-20 Unde	efined
, ,	7	6	5	4	3	2	1	0	Address Initial	l value
M_DATAn3 (n = 00 to 31)	D3_7	D3_6	D3_5	D3_4	D3_3	D3_2	D3_1	D3_0	See Table 11-20 Unde	efined
,	7	6	5	4	3	2	1	0	- Address Initial	l value
M_DATAn4 (n = 00 to 31)	D4_7	D4_6	D4_5	D4_4	D4_3	D4_2	D4_1	D4_0	See Table 11-20 Unde	efined
, ,	7	6	5	4	3	2	1	0	- Address Initial	l value
M_DATAn5 (n = 00 to 31)	D5_7	D5_6	D5_5	D5_4	D5_3	D5_2	D5_1	D5_0	See Table 11-20 Unde	efined
, ,	7	6	5	4	3	2	1	0	Address Initial	l value
M_DATAn6 (n = 00 to 31)	D6_7	D6_6	D6_5	D6_4	D6_3	D6_2	D6_1	D6_0	See Table 11-20 Unde	efined
, ,	7	6	5	4	3	2	1	0	Address Initial	l value
M_DATAn7 (n = 00 to 31)	D7_7	D7_6	D7_5	D7_4	D7_3	D7_2	D7_1	D7_0	See Table 11-20 Unde	efined
	•								-	

Bit position	Bit name	Function
7 to 0	D7_7 to D0_0	Indicates the contents of the message data.
		 Cautions 1. The M_DATAn0 to M_DATAn7 registers are fields used to hold received data and transmit data. When data is transmitted, the number of messages defined by the DLC3 to DLC0 bits in the M_DLCn register are transmitted via the CAN bus. 2. When the M_CTRLn register's ATS bit has been set (to 1) and the value of the DLC3 to DLC0 bits in the M_DLCn register is at least two bytes, the last two bytes that are sent normally via the CAN bus are ignored and the time stamp value is sent. 3. When a new message is received, all data fields are updated, even
		when the value of the DLC3 to DLC0 bits in the M_DLCn register is less than 8 bytes. The values of data bytes that have not been received may be updated, but they are ignored.

Register	M DATAn0 ^{№te}	M_DATAn1 ^{Note}	M DATAn2 ^{Note}	M_DATAn3 ^{Note}	M_DATAn4 ^{Note}	M_DATAn5 ^{№06}	M_DATAn6 ^{Note}	M_DATAn7 ^{Note}
n Name	(m = 2, 6, A, E)	(m = 2, 6, A, E)	(m = 2, 6, A, E)	(m = 2, 6, A, E)		(m = 2, 6, A, E)	(m = 2, 6, A, E)	(m = 2, 6, A, E)
00	xxxxm808H	xxxxm809H	xxxxm80AH	xxxxm80BH	xxxxm80CH	xxxxm80DH	xxxxm80EH	xxxxm80FH
01	xxxxm828H	xxxxm829H	xxxxm82AH	xxxxm82BH	xxxxm82CH	xxxxm82DH	xxxxm82EH	xxxxm82FH
02	xxxxm848H	xxxxm849H	xxxxm84AH	xxxxm84BH	xxxxm84CH	xxxxm84DH	xxxxm84EH	xxxxm84FH
03	xxxxm868H	xxxxm869H	xxxxm86AH	xxxxm86BH	xxxxm86CH	xxxxm86DH	xxxxm86EH	xxxxm86FH
04	xxxxm888H	xxxxm889H	xxxxm88AH	xxxxm88BH	xxxxm88CH	xxxxm88DH	xxxxm88EH	xxxxm88FH
05	xxxxm8A8H	xxxxm8A9H	xxxxm8AAH	xxxxm8ABH	xxxxm8ACH	xxxxm8ADH	xxxxm8AEH	xxxxm8AFH
06	xxxxm8C8H	xxxxm8C9H	xxxxm8CAH	xxxxm8CBH	xxxxm8CCH	xxxxm8CDH	xxxxm8CEH	xxxxm8CFH
07	xxxxm8E8H	xxxxm8E9H	xxxxm8EAH	xxxxm8EBH	xxxxm8ECH	xxxxm8EDH	xxxxm8EEH	xxxxm8EFH
08	xxxxm908H	xxxxm909H	xxxxm90AH	xxxxm90BH	xxxxm90CH	xxxxm90DH	xxxxm90EH	xxxxm90FH
09	xxxxm928H	xxxxm929H	xxxxm92AH	xxxxm92BH	xxxxm92CH	xxxxm92DH	xxxxm92EH	xxxxm92FH
10	xxxxm948H	xxxxm949H	xxxxm94AH	xxxxm94BH	xxxxm94CH	xxxxm94DH	xxxxm94EH	xxxxm94FH
11	xxxxm968H	xxxxm969H	xxxxm96AH	xxxxm96BH	xxxxm96CH	xxxxm96DH	xxxxm96EH	xxxxm96FH
12	xxxxm988H	xxxxm989H	xxxxm98AH	xxxxm98BH	xxxxm98CH	xxxxm98DH	xxxxm98EH	xxxxm98FH
13	xxxxm9A8H	xxxxm9A9H	xxxxm9AAH	xxxxm9ABH	xxxxm9ACH	xxxxm9ADH	xxxxm9AEH	xxxxm9AFH
14	xxxxm9C8H	xxxxm9C9H	xxxxm9CAH	xxxxm9CBH	xxxxm9CCH	xxxxm9CDH	xxxxm9CEH	xxxxm9CFH
15	xxxxm9E8H	xxxxm9E9H	xxxxm9EAH	xxxxm9EBH	xxxxm9ECH	xxxxm9EDH	xxxxm9EEH	xxxxm9EFH
16	xxxxmA08H	xxxxmA09H	xxxxmA0AH	xxxxmA0BH	xxxxmA0CH	xxxxmA0DH	xxxxmA0EH	xxxxmA0FH
17	xxxxmA28H	xxxxmA29H	xxxxmA2AH	xxxxmA2BH	xxxxmA2CH	xxxxmA2DH	xxxxmA2EH	xxxxmA2FH
18	xxxxmA48H	xxxxmA49H	xxxxmA4AH	xxxxmA4BH	xxxxmA4CH	xxxxmA4DH	xxxxmA4EH	xxxxmA4FH
19	xxxxmA68H	xxxxmA69H	xxxxmA6AH	xxxxmA6BH	xxxxmA6CH	xxxxmA6DH	xxxxmA6EH	xxxxmA6FH
20	xxxxmA88H	xxxxmA89H	xxxxmA8AH	xxxxmA8BH	xxxxmA8CH	xxxxmA8DH	xxxxmA8EH	xxxxmA8FH
21	xxxxmAA8H	xxxxmAA9H	xxxxmAAAH	xxxxmAABH	xxxxmAACH	xxxxmAADH	xxxxmAAEH	xxxxmAAFH
22	xxxxmAC8H	xxxxmAC9H	xxxxmACAH	xxxxmACBH	xxxxmACCH	xxxxmACDH	xxxxmACEH	xxxxmACFH
23	xxxxmAE8H	xxxxmAE9H	xxxxmAEAH	xxxxmAEBH	xxxxmAECH	xxxxmAEDH	xxxxmAEEH	xxxxmAEFH
24	xxxxmB08H	xxxxmB09H	xxxxmB0AH	xxxxmB0BH	xxxxmB0CH	xxxxmB0DH	xxxxmB0EH	xxxxmB0FH
25	xxxxmB28H	xxxxmB29H	xxxxmB2AH	xxxxmB2BH	xxxxmB2CH	xxxxmB2DH	xxxxmB2EH	xxxxmB2FH
26	xxxxmB48H	xxxxmB49H	xxxxmB4AH	xxxxmB4BH	xxxxmB4CH	xxxxmB4DH	xxxxmB4EH	xxxxmB4FH
27	xxxxmB68H	xxxxmB69H	xxxxmB6AH	xxxxmB6BH	xxxxmB6CH	xxxxmB6DH	xxxxmB6EH	xxxxmB6FH
28	xxxxmB88H	xxxxmB89H	xxxxmB8AH	xxxxmB8BH	xxxxmB8CH	xxxxmB8DH	xxxxmB8EH	xxxxmB8FH
29	xxxxmBA8H	xxxxmBA9H	xxxxmBAAH	xxxxmBABH	xxxxmBACH	xxxxmBADH	xxxxmBAEH	xxxxmBAFH
30	xxxxmBC8H	xxxxmBC9H	xxxxmBCAH	xxxxmBCBH	xxxxmBCCH	xxxxmBCDH	xxxxmBCEH	xxxxmBCFH
31	xxxxmBE8H	xxxxmBE9H	xxxxmBEAH	xxxxmBEBH	xxxxmBECH	xxxxmBEDH	xxxxmBEEH	xxxxmBEFH

Table 11-20.	Addresses of M	_DATAnx (n =	00 to 31, x = 0 to 7)
--------------	----------------	--------------	-----------------------

(6) CAN message ID registers L00 to L31 and H00 to H31

(M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31)

The M_IDLn and M_IDHn registers are areas used to set identifiers (n = 00 to 31). These registers can be read/written in 16-bit units.

When in standard format mode, any data can be stored in the following areas.

Bits ID17 to ID10: First byte of receive data^{Note} is stored.

Bits ID9 to ID2: Second byte of receive data^{Note} is stored.

Bits ID1, ID0: Third byte (higher two bits) of receive data^{Note} is stored.

Note See 11.10 (5) CAN message data registers n0 to n7 (M_DATAn0 to M_DATAn7) (n = 00 to 31).

	M_IDHn	5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address See Table 11-22	Initial value
(n =	= 00 to 31)		0	ID26	ID27	ID26	1025	UD24	ID23	IDZZ	ID21	ID20	פוסו		יוסו	סו טו		Undenned
		5 14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
(n =	M_IDLn 00 to 31)	15 ID1	4 ID13	BID12	ID11	ID10	ID9	ID8	ID7	ID6	ID5	ID4	ID3	ID2	ID1	ID0	See Table 11-21	Undefined
	Bit position	Bit	name									Fun	ction					
	15	IDE		Sp	pecifie	es forr	nat s	etting	mode	ə.								î
	(M_IDHn)	(M_I	DHn)		0: Sta	andar	d forr	nat m	ode (ID28	to ID1	8: 11	bits)					
					1: Ex	tende	d for	mat n	node (ID28	to ID	0: 29	bits)					
	Remark n																	

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_IDL00	xxxxm810H	M_IDL16	xxxxmA10H
M_IDL01	xxxxm830H	M_IDL17	xxxxmA30H
M_IDL02	xxxxm850H	M_IDL18	xxxxmA50H
M_IDL03	xxxxm870H	M_IDL19	xxxxmA70H
M_IDL04	xxxxm890H	M_IDL20	xxxxmA90H
M_IDL05	xxxxm8B0H	M_IDL21	xxxxmAB0H
M_IDL06	xxxxm8D0H	M_IDL22	xxxxmAD0H
M_IDL07	xxxxm8F0H	M_IDL23	xxxxmAF0H
M_IDL08	xxxxm910H	M_IDL24	xxxxmB10H
M_IDL09	xxxxm930H	M_IDL25	xxxxmB30H
M_IDL10	xxxxm950H	M_IDL26	xxxxmB50H
M_IDL11	xxxxm970H	M_IDL27	xxxxmB70H
M_IDL12	xxxxm990H	M_IDL28	xxxxmB90H
M_IDL13	xxxxm9B0H	M_IDL29	xxxxmBB0H
M_IDL14	xxxxm9D0H	M_IDL30	xxxxmBD0H
M_IDL15	xxxxm9F0H	M_IDL31	xxxxmBF0H

Table 11-21. Addresses of M_IDLn (n = 00 to 31)

Note CAN message buffer registers can be allocated to the addresses xxxx as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

Table 11-22. Addresses of M_IDHn (n = 00 to 31)

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_IDH00	xxxxm812H	M_IDH16	xxxxmA12H
M_IDH01	xxxxm832H	M_IDH17	xxxxmA32H
M_IDH02	xxxxm852H	M_IDH18	xxxxmA52H
M_IDH03	xxxxm872H	M_IDH19	xxxxmA72H
M_IDH04	xxxxm892H	M_IDH20	xxxxmA92H
M_IDH05	xxxxm8B2H	M_IDH21	xxxxmAB2H
M_IDH06	xxxxm8D2H	M_IDH22	xxxxmAD2H
M_IDH07	xxxxm8F2H	M_IDH23	xxxxmAF2H
M_IDH08	xxxxm912H	M_IDH24	xxxxmB12H
M_IDH09	xxxxm932H	M_IDH25	xxxxmB32H
M_IDH10	xxxxm952H	M_IDH26	xxxxmB52H
M_IDH11	xxxxm972H	M_IDH27	xxxxmB72H
M_IDH12	xxxxm992H	M_IDH28	xxxxmB92H
M_IDH13	xxxxm9B2H	M_IDH29	xxxxmBB2H
M_IDH14	xxxxm9D2H	M_IDH30	xxxxmBD2H
M_IDH15	xxxxm9F2H	M_IDH31	xxxxmBF2H

(7) CAN message configuration registers 00 to 31 (M_CONF00 to M_CONF31)

The M_CONFn register is used to set the message buffer type and mask (n = 00 to 31). These registers can be read/written in 8-bit units.

CONFn	7 6	-	4	3	2	1	0		Initial val						
00 to 31)	0 0	MT2	MT1	MT0	0	0	MA	See Table 11-23	Undefin						
Bit position	Bit name				Fun	ction									
5 to 3	MT2 to MT0	Specifies me	Specifies message type and mask setting.												
		MT2	MT1	MT0			Operat	ion							
		0	0	0	Trans	mit messa	ge								
		0	0	1	Recei	ve messag	e (no mas	k setting)							
		0	1	0	Recei	ve messag	e (mask 0	is set)							
		0	1	1	Recei	ve messag	e (mask 1	is set)							
		1	0	0	Recei	ve messag	e (mask 2	is set)							
		1	0	1	Recei	ve messag	e (mask 3	is set)							
		1	1	0	Settin	g prohibite	d								
		1	1	1	Recei mode)		e (used in	diagnostic proces	sing						
0	ма	the FCAN h received are • Storage to • Identifier ty	 When bits MT2 to MT0 have been set as "111", processing can be performed only when the FCAN has been set to diagnostic processing mode. In such cases, all messages received are stored regardless of the following conditions. Storage to other message buffer Identifier type (standard frame or extended frame) Data frame or remote frame 												
0	MA	Specifies me	essage build												
		MA				Operation	า								
		0	Message	buffer is no	tused										
		1 Used as message buffer													

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_CONF00	xxxxm814H	M_CONF16	xxxxmA14H
M_CONF01	xxxxm834H	M_CONF17	xxxxmA34H
M_CONF02	xxxxm854H	M_CONF18	xxxxmA54H
M_CONF03	xxxxm874H	M_CONF19	xxxxmA74H
M_CONF04	xxxxm894H	M_CONF20	xxxxmA94H
M_CONF05	xxxxm8B4H	M_CONF21	xxxxmAB4H
M_CONF06	xxxxm8D4H	M_CONF22	xxxxmAD4H
M_CONF07	xxxxm8F4H	M_CONF23	xxxxmAF4H
M_CONF08	xxxxm914H	M_CONF24	xxxxmB14H
M_CONF09	xxxxm934H	M_CONF25	xxxxmB34H
M_CONF10	xxxxm954H	M_CONF26	xxxxmB54H
M_CONF11	xxxxm974H	M_CONF27	xxxxmB74H
M_CONF12	xxxxm994H	M_CONF28	xxxxmB94H
M_CONF13	xxxxm9B4H	M_CONF29	xxxxmBB4H
M_CONF14	xxxxm9D4H	M_CONF30	xxxxmBD4H
M_CONF15	xxxxm9F4H	M_CONF31	xxxxmBF4H

Table 11-23. Addresses of M_CONFn (n = 00 to 31)

(8) CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)

The M_STATn register indicates the transmit/receive status information of each message buffer (n = 00 to 31).

These registers are read-only, in 8-bit units.

Cautions 1. Writing directly to M_STATn register cannot be performed. Writing must be performed using CAN status set/clear register n (SC_STATn).

2. Messages are transmitted only when the M_STATn register's TRQ and RDY bits have been set (to 1).

		7	6	5	4	3	2	1	0	Address	Initial value
*	M_STATn (n = 00 to 31)	0	0	0	0	RFU ^{Note 1}	DN	TRQ	RDY ^{Note 2}	See Table 11-24	Undefined

Bit position	Bit name	Function
2	DN	This is the message update flag. 0: No message was received after DN bit was cleared. 1: At least one message was received after DN bit was cleared.
		• When the DN bit has been set (to 1) by the transmit message buffer, it indicates that the message buffer has received a remote frame.
		 When this message is sent, the DN bit is automatically cleared (to 0). When a frame is again received in the receive message buffer for which the DN bit has been set (to 1), an overwrite condition occurs and the M_CTRLn register's MOVR bit is set (to 1) (n = 00 to 31).
1	TRQ	This is the transmit request flag. 0: Message transmission disabled 1: Message transmission enabled
		 A transmit request is processed as a CAN module only when the RDY bit is set to 1. A remote frame is transmitted for the receive message buffer in which the TRQ bit is set to 1.
0	RDY	This is the transmit message ready flag.0: Message is not ready.1: Message is ready.
		 A receive operation is performed only for a message buffer in which the RDY bit is set to 1 during reception. A transmit operation is performed only for a message buffer in which the RDY bit is set to 1 and the TRQ bit is set to 1 during transmission.

*

*

- **Notes 1.** RFU (Reserved for Future Use) indicates a reserved bit. 0 or 1 is read from this bit regardless of the message buffer setting.
 - 2. The FCAN controller incorporated in the V850E/IA1 can perform reception even if the RDY bit is not set. However, in products other than the V850E/IA1, the RDY bit must be set for reception. In order to maintain software compatibility, be sure to set the RDY bit even for the FCAN controller of the V850E/IA1 prior to reception.

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
M_STAT00	xxxxm815H	M_STAT16	xxxxmA15H
M_STAT01	xxxxm835H	M_STAT17	xxxxmA35H
M_STAT02	xxxxm855H	M_STAT18	xxxxmA55H
M_STAT03	xxxxm875H	M_STAT19	xxxxmA75H
M_STAT04	xxxxm895H	M_STAT20	xxxxmA95H
M_STAT05	xxxxm8B5H	M_STAT21	xxxxmAB5H
M_STAT06	xxxxm8D5H	M_STAT22	xxxxmAD5H
M_STAT07	xxxxm8F5H	M_STAT23	xxxxmAF5H
M_STAT08	xxxxm915H	M_STAT24	xxxxmB15H
M_STAT09	xxxxm935H	M_STAT25	xxxxmB35H
M_STAT10	xxxxm955H	M_STAT26	xxxxmB55H
M_STAT11	xxxxm975H	M_STAT27	xxxxmB75H
M_STAT12	xxxxm995H	M_STAT28	xxxxmB95H
M_STAT13	xxxxm9B5H	M_STAT29	xxxxmBB5H
M_STAT14	xxxxm9D5H	M_STAT30	xxxxmBD5H
M_STAT15	xxxxm9F5H	M_STAT31	xxxxmBF5H

Table 11-24. Addresses of M_STATn (n = 00 to 31)

(9) CAN status set/clear registers 00 to 31 (SC_STAT00 to SC_STAT31)

The SC_STATn register is used to set/clear the transmit/receive status information (n = 00 to 31). These registers are write-only, in 16-bit units.

Bit position	Bit name			Function
10, 2	set DN, clear DN	Specifies se	tting/clearing	g of the message update flag.
		set DN	clear DN	Operation
		0	1	Cleared (DN bit cleared)
		1	0	Set (DN bit set)
		Other the	an above	No change in DN bit value
9, 1	set TRQ, clear TRQ	Specifies se	tting/clearing	g of the transmit request flag.
		set TRQ	clear TRQ	Operation
		0	1	Cleared (TRQ bit cleared)
		1	0	Set (TRQ bit set)
		Other the	an above	No change in TRQ bit value
8, 0	set RDY, clear RDY	Specifies se	tting of the m	message ready flag.
		set RDY	clear RDY	Operation
		0	1	Cleared (RDY bit cleared)
		1	0	Set (RDY bit set)
		Other the	an above	No change in RDY bit value

Register Name	Address ^{Note} (m = 2, 6, A, E)	Register Name	Address ^{Note} (m = 2, 6, A, E)
SC_STAT00	xxxxm816H	SC_STAT16	xxxxmA16H
SC_STAT01	xxxxm836H	SC_STAT17	xxxxmA36H
SC_STAT02	xxxxm856H	SC_STAT18	xxxxmA56H
SC_STAT03	xxxxm876H	SC_STAT19	xxxxmA76H
SC_STAT04	xxxxm896H	SC_STAT20	xxxxmA96H
SC_STAT05	xxxxm8B6H	SC_STAT21	xxxxmAB6H
SC_STAT06	xxxxm8D6H	SC_STAT22	xxxxmAD6H
SC_STAT07	xxxxm8F6H	SC_STAT23	xxxxmAF6H
SC_STAT08	xxxxm916H	SC_STAT24	xxxxmB16H
SC_STAT09	xxxxm936H	SC_STAT25	xxxxmB36H
SC_STAT10	xxxxm956H	SC_STAT26	xxxxmB56H
SC_STAT11	xxxxm976H	SC_STAT27	xxxxmB76H
SC_STAT12	xxxxm996H	SC_STAT28	xxxxmB96H
SC_STAT13	xxxxm9B6H	SC_STAT29	xxxxmBB6H
SC_STAT14	xxxxm9D6H	SC_STAT30	xxxxmBD6H
SC_STAT15	xxxxm9F6H	SC_STAT31	xxxxmBF6H

Table 11-25. Addresses of SC_STATn (n = 00 to 31)

(10) CAN interrupt pending register (CCINTP)

The CCINTP register is used to confirm the pending status of various interrupts. This register is read-only, in 16-bit units.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
CCINTP	0	INTMAC	0	0	0	0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0											^{te 1} 0000H	
Bit pos	ition	Bit	nam	e								Fi	unctio	on				
14		INT	MAC	;		ates a Not p Pendi	endin		Or ^{Note 2}	inter	rupt (GINT:	2, GI	NT1)	is per	iding.		
2		CAI	N1EF	R	0:	Indicates a CAN access error interrupt (C1INT6 to C1INT2) is pending. 0: Not pending 1: Pending								nding.				
1		CAI	N1RE	EC	0:	ates a Not p Pendi	endin		ive co	omple	tion in	nterru	pt (C	1INT [·]	I) is p	endiną] .	
0		CAI	N1TF	×Χ	0:	ates a Not p Pendi	endin		smit c	omple	etion	interru	upt ((C1INT	0) is	pendin	ıg.	

Notes 1. xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E

2. MAC (Memory Access Control) errors are errors that are set only when an interrupt source has occurred for the CAN global interrupt pending register (CGINTP).

 Remark
 GINT3 to GINT1:
 Bits 3 to 1 of the CAN global interrupt pending register (CGINTP)

 C1INT6 to C1INT0:
 Bits 6 to 0 of the CAN1 interrupt pending register (C1INTP)

(11) CAN global interrupt pending register (CGINTP)

*

*

The CGINTP register is used to confirm the pending status of MAC error interrupts. This register can be read/written in 16-bit or 8-bit units.

- Cautions 1. When "1" is written to a bit in the CGINTP register, that bit is cleared (to 0). When "0" is written to it, the bit's value does not change.
 - 2. An interrupt is generated when the corresponding interrupt request is enabled and when no interrupt pending bit has been set (to 1) for a new interrupt.

The correct or incorrect timing of setting the interrupt pending bit (to 1) is controlled by an interrupt service routine. The earlier that the interrupt service routine clears the interrupt pending bit (to 0), the more quickly the interrupt is generated without losing any new interrupts of the same type.

The interrupt pending bit can be set (to 1) only when the interrupt enable bit has been set (to 1). However, the interrupt pending bit is not automatically cleared (to 0) just because the interrupt enable bit has been cleared (to 0).

Use software processing to clear the interrupt pending bit (to 0).

Remark For details of invalid write access error interrupts and unavailable memory address access error interrupts, see 11.14.2 Interrupts that are generated for global CAN interface.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CGINTP	0	0	0	0	0	0	0	0	0	0	0	0	GINT	GINT2	GINT1	0	xxxxmC02H ^{Note}	0000H
Bit posi	ition	Bi	t nam	e									uncti	on				
3		GIN	NT3		FCAI 0:		endin endin	g.	-up ir	iterru	ot froi	n C/	AN sle	ep mo	ode wi	th sto	opped clock supp	ly to
2		GIN	NT2		0:	ates t Not p Pendi	endin		ılid wr	ite ac	cess	erro	r inter	upt is	pendi	ng.		
1		GIN	NT1		0:	ates t Not p Pendi	endin		vailab	le me	emory	' adc	ress a	cces	s error	inter	rupt is pending.	
					-		-										fresses as printed be changed	-

(12) CAN1 interrupt pending register (C1INTP)

The C1INTP register is used to confirm the pending status of interrupts issued to FCAN.

This register can be read/written in 16-bit or 8-bit units.

10 9 8 7 6 5 4 3 2 1 0

0 0 0 0

0

- Cautions 1. When "1" is written to a bit in the C1INTP register, that bit is cleared (to 0). When "0" is written to it, the bit's value does not change.
 - 2. An interrupt is generated when the corresponding interrupt request is enabled and when no interrupt pending bit has been set (to 1) for a new interrupt.

The correct or incorrect timing of setting the interrupt pending bit (to 1) is controlled by an interrupt service routine. The earlier that the interrupt service routine clears the interrupt pending bit (to 0), the more quickly the interrupt is generated without losing any new interrupts of the same type.

The interrupt pending bit can be set (to 1) only when the interrupt enable bit has been set (to 1). However, the interrupt pending bit is not automatically cleared (to 0) just because the interrupt enable bit has been cleared (to 0). Use software processing to clear the interrupt pending bit (to 0).

C1INT6 C1INT5 C1INT4 C1INT3 C1INT2 C1INT1 C1INT0 xxxxmC04HNote

Address

Initial value

0000H

*

15 14 13 12 11

0

0 0 0

C1INTP

*

Bit position	Bit name	Function
6	C1INT6	Indicates pending status of the CAN error interrupt. 0: Not pending 1: Pending
5	C1INT5	Indicates pending status of the CAN bus error interrupt. 0: Not pending 1: Pending
4	C1INT4	Indicates pending status of the wake-up interrupt from CAN sleep mode. 0: Not pending 1: Pending
3	C1INT3	Indicates pending status of the CAN receive error passive status interrupt. 0: Not pending 1: Pending
2	C1INT2	Indicates pending status of the CAN transmit error passive or bus-off status interrupt. 0: Not pending 1: Pending
1	C1INT1	Indicates pending status of the CAN receive completion interrupt. 0: Not pending 1: Pending
0	C1INT0	Indicates pending status of the CAN transmit completion interrupt. 0: Not pending 1: Pending

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E

(13) CAN stop register (CSTOP)

The CSTOP register controls clock supply to the entire CAN system. This register can be read/written in 16-bit units.

Cautions 1. Be sure to set the CSTP bit (to 1) if the FCAN function will not be used.

- 2. When the CSTP bit has been set (to 1), access to FCAN registers other than the CSTOP register is prohibited. Access to FCAN (other than the CSTOP register) is possible only when the CSTP bit has not been set (to 1).
- 3. When a change occurs on the CAN bus via a CSTP bit setting while the clock supply to the CPU or peripheral functions is stopped, CPU can be woken up.
- If the CAN main clock (fMEM1) is stopped in other than CAN sleep mode, first set the CAN module to initial mode (INIT bit of C1CTRL register = 1), clear (0) the GOM bit of the CGST register, and then set (1) the CSTP bit.

	1	Bit position
15 CSTP Controls clock supply to FCAN. 0: FCAN is operating (supplies clock to FCAN) 1: FCAN is stopped (access to FCAN is disabled)	CSTP	15

(14) CAN global status register (CGST)

The CGST register indicates global status information. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the CGST register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.
 - 2. When writing to the CGST register, set or clear bits according to the register configuration shown in part (b) Write.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CGST (Read)	0	0	0	0	0	0	0	1	MERR	0	0	0	EFSD	TSM	0	GOM	xxxxmC10H ^{Note}	0100H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CGST (Write)	0	0	0	0	set EFSD	set TSM	0		clear MERR	0	0	0	clear EFSD	clear TSM	0	clear GOM		
(a) Re	ad (1	/2)																
Bit po	sition	В	it nar	ne								F	uncti	on				
						tion	MAC • WI • WI • WI	erro nen i nen a		ur u addı prol	nder ress i hibite	the for s accord	ollowi cesse MAC	ing co d is pe	ondit	ions. ned	d. bit of the C1CTI	RL register
3	\$	EF	SD		0: 1:	Shute Shute	down down	disa enat	bled		EFSD	bit (to 1)	before	e cle	aring	the GOM bit (to	o 0) (needs
3	1	EF	SD		0: 1:	Shute Shute tion	down down Bes tob	disa enat ure t e ac	bled bled bled	the E d twi	ice).	The	EFSD	bit v	vill	•	the GOM bit (to eared (to 0) au	, ,

★

(2/3)

Bit positior	n Bit name	Function
2	TSM	Indicates the operation status of the time stamp counter ^{Note} . 0: Time stamp counter is stopped 1: Time stamp counter is operating Note See 11.10 (17) CAN time stamp count register (CGTSC)
0	GOM	
0	GOM	Indicates the status of the global operation mode.
		0: Access to CAN module register ^{Note 1} is prohibited
		1: Access to CAN module register ^{№te1} is enabled
		Cautions 1. The GOM bit controls the method the memory is accessed by the MAC and CAN module operation state.
		• When GOM bit = 0
		All the CAN modules are reset.
		 Access to the CAN module register is prohibited (if accessed, a MAC error interrupt occurs)^{Note 2}.
		 Read/write access to the temporary buffer is enabled.
		 Access to the message buffer area is enabled.
		• When GOM bit = 1
		 Access to the CAN module register is enabled^{Note 3}.
		 Access to the temporary buffer is prohibited (if access is attempted a MAC error interrupt occurs).
		 Access to the message buffer area is enabled. 2. The GOM bit is cleared to 0 only when all the CAN modules are in th initial status (when the ISTAT bit of the C1CTRL register = 1). If one of the CAN modules is not in the initial status, the GOM bit remains set (reven if it is cleared to 0.
		 To clear (0) the GOM bit, first set (1) the INIT bit of the C1CTRL register and then set (1) the EFSD bit. Do not manipulate the GOM bit and EFSI bit simultaneously.

*

*

*

 \star

Bit position	Bit name			Function	
11, 3	set EFSD, clear EFSD	Sets/clears t	he EFSD bit		
		set EFSD	clear EFSD	Operation	
		0	1	EFSD bit cleared (to 0)	
		1	0	EFSD bit set (to 1)	
		Other the	an above	No change in EFSD bit value	
10, 2	set TSM, clear TSM	Sets/clears t	he TSM bit.		
		set TSM	clear TSM	Operation	
		0	1	TSM bit cleared (to 0)	
		1	0	TSM bit set (to 1)	
		Other the	an above	No change in TSM bit value	
8, 0	set GOM, clear GOM	Sets/clears t	he GOM bit.		
		set GOM	clear GOM	Operation	
		0	1	GOM bit cleared (to 0)	
		1	0	GOM bit set (to 1)	
		Other the	an above	No change in GOM bit value	
7	clear MERR		IERR bit. nge in the M bit cleared (1		

(3/3)

(15) CAN global interrupt enable register (CGIE)

The CGIE register is used to issue interrupt requests for global interrupts. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the CGIE register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.
 - 2. When writing to the CGIE register, set or clear bits according to the register configuration during a write operation.

0.015	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		nitial value
CGIE (Read)	0	0	0	0	1	0	1	0	0	0	0	0	0	G_IE2 G	G_IE1	0	xxxxmC12H ^{Note}	0A00H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CGIE (Write)	0	0	0	0	0	set G_IE2	set G_IE1	0	0	0	0	0	0	clear c G_IE2 G		0		
(a) Re	ad																	
Bit pos	sition	В	it nam	ne								F	uncti	on				
2		G_	IE2		0:	is the Interr	upt di	sable	ed	cess (to ter	npora	ry bu	uffer, etc	c.) inte	errup	ot enable flag.	
1		G_	IE1		0:	is the Interr	upt di	sable	ed	mory	addre	ess ac	cess	s interru	pt ena	able	flag.	
(b) Wr																		
Bit po: 10, 9,		set	it nam t G_IE		Sets	clear:	s the (G_IE	n bit.			F	uncti	on				
I		cle	ar															
			ar IEn		s	et G_	IEn	cle	ear G_	_IEn				Set	tting o	fG_	IEn Bit	
					s	et G_	IEn	cle	ear G_ 1	_IEn	G_I	En bit	clea		tting o	f G_	IEn Bit	
					s	_	IEn	cle		_IEn	_	En bit En bit			tting o	f G_	IEn Bit	
					s	0	IEn		1 0	_IEn	G_I	En bit	set				IEn Bit	
					s	0			1 0	_IEn	G_I	En bit	set	red			IEn Bit	
	xxxx: m = 2	G_ CAN peri set.	lEn N me		ge b	0 1 Oth	her the	an at	1 0 pove	n be	G_I No d	En bit chang cateo	set le in d to	red G_IEn t	oit valu	ue	IEn Bit Iresses as prog not be changed a	

(16) CAN main clock selection register (CGCS)

The CGCS register is used to select the main clock. This register can be read/written in 16-bit units.

Caution When the GOM bit of the CGST register is 1, write accessing the CGCS register is prohibited.

15	14 13	-		0 9	-	7		5 4	4 3	2	1	0	Address Initial val
GCS CGTSC	CGTS CG1 6 5		CGTS CG	TS CG 2 1		GTCS	GTCS 0	0 0 ^{No}	ote 1 MCP	3 MCP2	MCP1	MCP0	xxxxmC14H ^{Note 3} 7F05H
Bit position	Bit na	ame							Func	tion			
15 to 8	CGTS	37 to	Indicat	es glol	bal tim	er syst	em clo	ck (fgts	s) (see	Figure	e 11-2	6).	
	CGTS	30	n	-	1	-	1	CGTS 3		-		T T	System timer prescaler selection fors = fors1 /(n + 1)
			0	0	0	0	0	0	0	0	0	fgts	s = fgts1/1
			1	0	0	0	0	0	0	0	1	fgts	s = fgts1/2
							:					fgтs	s = fgts1/(n + 1)
			127	0	1	1	1	1	1	1	1	fgts	s = fgts1/128 (after reset)
							:					fgts	s = fgts1/(n + 1)
			254	1	1	1	1	1	1	1	0	fgts	s = fgts1/255
			255	1	1	1	1	1	1	1	1	fgts	s = fgts1/256
7, 6	GTCS	51,	The gl is used Specifi	d for th	ie time	stamp	functi	on.				the t	ime stamp counter ^{№e 3} that
	GTCS	30	G	TCS1		GTCS	60		G	lobal ti	mer c	lock s	selection (fgts1)
				0		0		fмем/2					
						0		1		fмем/4			
				1		0		fмем/8					
				1		1		fмем/16	6				

 \star

*

Notes 1. When writing to this bit, always set it to 0.

 xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E


3. Refer to 11.10 (17) CAN time stamp count register (CGTSC).

(2/2)

Bit position	Bit name						Function
3 to 0	MCP3 to MCP0	Specif	ies the	clock t	to men	nory ac	cess controller (f _{MEM}) (see Figure 11-26).
		n	MCP3	MCP2	MCP1	MCP0	Selection of clock to memory access controller (f_{MEM})
		0	0	0	0	0	fмем1
		1	0	0	0	1	fмем1/2
		2	0	0	1	0	fмем1/3
						-	:
		14	1	1	1	0	fмем1/15
		15	1	1	1	1	fмем1/16
		Once these			the MC	P3 to	MCP0 bits are set after reset is released, do not change

 \star

Figure 11-26. FCAN Clocks




(17) CAN time stamp count register (CGTSC)

The CGTSC register indicates the contents of the time stamp counter.

This register can be read at any time.

This register can be written to only when clearing bits. The clear function writes 0 to all bits in the CGTSC register.

This register is read-only, in 16-bit units.



(18) CAN message search start/result register (CGMSS (during write)/CGMSR (during read))

The CGMSS/CGMSR register indicates the message search start/result status. Messages in the message buffer that match the specified search criteria can be searched quickly. These registers can be read/written in 16-bit units.

Caution Execute a search by writing the CGMSS register only once.

																		(1/2
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
CGMSR (Read)	0	0	0	0	0	0	MM	AM	0	0	0	MFND4	MFND3	MFND2	MFND1	MFND0	xxxxmC1AH ^{Note}	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
CGMSS (Write)	CIDE	0	CTRQ	CMSK	CDN	0	0	SMNO	0	0	0	STRT4	STRT3	STRT2	STRT1	STRT0		
. ,																	-	

(a) Read

 \star

Bit position	Bit name	Function
9	ММ	Confirms multiple hits from message search. 0: No messages or only one message meets the search criteria 1: Several messages meet the search criteria
		If several message buffers that meet search criteria are detected, the MM bit is set (to 1).
8	AM	Confirms hits from message search. 0: No messages meet the search criteria 1: At least one message meets the search criteria
4 to 0	MFND4 to MFND0	Indicates searched message number (0 to 31). When multiple message buffer numbers match as a result of a search (MM = 1), the return value of the MFND4 to MFND0 bits is the lowest message buffer number. When no message buffer numbers match as a result of a search (AM = 0), the return value of the MFND4 to MFND0 bits is the number of message buffers – 1.

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E

Bit position	Bit name	Function
15	CIDE	Checks message identifier (ID) format flag. 0: Message identifier format flag not checked 1: Only message with standard format identifier checked
13	CTRQ	Checks transmit request and message ready flag. 0: Transmit request and message ready flag not checked 1: Transmit request and message ready flag checked
12	CMSK	Checks masked messages. 0: Masked messages not checked 1: Only masked messages checked
11	CDN	Checks status of the DN flag of M_STATn register (n = 00 to 31). 0: Status of the DN flag of M_STATn register not checked 1: Status of the DN flag of M_STATn register checked
8	SMNO	Sets search module. 0: No search module setting 1: CAN module set as search target
4 to 0	STRT4 to STRT0	Indicates message search start position. 0 to 31: Message search start position (message number)
		Search starts from the message number defined by bits STRT4 to STRT0. Search continues until it reaches the message buffer having the highest number among the usable message buffers. If the search results include several message buffer numbers among the matching messages, the message buffer with the lowest message buffer number is selected. To fetch the next message buffer number without changing the search criteria, "(MFND4 to MFND0) + 1" must be set as the values of bits STRT4 to STRT0.

(2/2)

(19) CAN1 address mask a registers L and H (C1MASKLa and C1MASKHa)

The C1MASKLa and C1MASKHa registers are used to extend the number of receivable messages by masking part of the message's identifier (ID) and then ignoring the masked parts (a = 0 to 3). These registers can be read/written in 16-bit units.

- Cautions 1. When the receive message buffer is linked to the C1MASKLa and C1MASKHa registers, regardless of whether the ID in the receive message buffer is a standard ID (11 bits) or extended ID (29 bits), set all the 32-bit values of the C1MASKLa and C1MASKHa registers (a = 0 to 3).
 - 2. When the C1MASKLa and C1MASKHa registers are linked to a message buffer for standard ID, the lower 18 bits of the data field in the data frame are also automatically compared. Therefore, if it is not necessary to compare the lower 18 bits (i.e., to mask the lower 18 bits), set the CMID17 to CMID0 bits to 1 (a = 0 to 3). The standard ID and extended ID can use the same mask.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
1MASKHa	CMIDE	0	0	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	See Table 11-26	Undefined
a = 0 to 3)	CIVILDE	0	0	28	27	26	25	24	23	22	21	20	19	18	17	16		
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
1MASKLa	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	CMID	See Table 11-26	Undefine
a = 0 to 3)	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
1 - · · · ·																		
Bit positi	ion	Bit n	name									Fun	ction					
Bit positi 15		Bit r		Se	ets ma	ask fo	r iden	tifier	(ID) fc	ormat.		Fun	ction					
	(Se		ask fo) form			```			-						
15	(Se	0: ID		at (st	andar	d or e	extend	ded) c	heck	əd	Ŀ				
15	(0: ID 1: ID) form) form	at (st at (st	andar andar	d or e d or e	extence extence	ded) c ded) r	hecken	ed eckeo		D are	comp	pared. The recei	ve
15	(W	0: ID 1: ID hen th) form) form ne CN	at (st at (st IIDE I	andar andar oit is s	d or e d or e set (1)	extend extend), the	ded) o ded) r highe	checke not ch er 11 t	ed eckeo bits of	the II		•	pared. The recei pared.	ve
15	(Ha)		E	W	0: ID 1: ID hen th) form) form ne CN e and	at (sta at (sta IIDE I I the I	andar andar oit is s D fori	d or e d or e set (1) mat st	extend extend), the cored	ded) o ded) r highe	checke not ch er 11 t	ed eckeo bits of	the II		•		ve
15 (C1MASK	(Ha)) (E 28 to	W	0: ID 1: ID hen th essag) form) form ne CN e and ask for	at (sta at (sta IIDE I I the I r iden	andar andar oit is s D forr tifier	d or e d or e set (1) mat st (ID) b	extend extend), the cored it.	ded) c ded) r highe in a n	checke not ch er 11 b nessa	ed ecked bits of ge bu	^t the II uffer a	re no	t com		
15 (C1MASK 12 to ((Ha) (Ha) (Ha) () (Ha)		28 to 16 ASKH	WI me Se	0: ID 1: ID hen th essag) form) form ne CN e and ask fo	at (sta at (sta IIDE I I the I r iden	andar andar oit is s D forr tifier	d or e d or e set (1) mat st (ID) b	extend extend), the cored it.	ded) c ded) r highe in a n	checke not ch er 11 b nessa	ed ecked bits of ge bu	^t the II uffer a	re no	t com	pared.	

masked) with received ID bit

Remark n = 0 to 3

CMID0

(C1MASKLa)

*

Register Name	Address ^{Note} (m = 2, 6, A, E)
C1MASKL0	xxxxmC40H
C1MASKH0	xxxxmC42H
C1MASKL1	xxxxmC44H
C1MASKH1	xxxxmC46H
C1MASKL2	xxxxmC48H
C1MASKH2	xxxxmC4AH
C1MASKL3	xxxxmC4CH
C1MASKH3	xxxxmC4EH

Table 11-26. Addresses of C1MASKLa and C1MASKHa (a = 0 to 3)

(20) CAN1 control register (C1CTRL)

The C1CTRL register is used to control the operation of the CAN module. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the C1CTRL register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.
 - 2. When writing to the C1CTRL register, set or clear bits according to the register configuration during a write operation.
 - 3. When canceling CAN stop mode, CAN sleep mode must be canceled at the same time.

C1CTRL (Read) TECSI RECSI	Initial value
C1CTRL 0 set set <th< td=""><td>0101H</td></th<>	0101H
(Write) 0 DLEVR DLEVR DLEVR OVM TMR STOP SLEEP INIT 0 DLEVR DLEVR DLEVR NIT STOP SLEEP INIT Gan Read (1/3) Function Function 15, 14 TECS1, TECS0 TECS1 TECS1 TECS0 Status of transmit error counter 0 0 1 Transmit error counter value < 96	
Bit positionBit nameFunction15, 14TECS1, TECS0This is the transmit error counter status flag. $\begin{array}{c} 15, 14\\ TECS0\end{array}$ TECS1TECS0 $\begin{array}{c} TECS1\\ 0\\ 0\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\ 1\\$	
Bit positionBit nameFunction15, 14TECS1, TECS0This is the transmit error counter status flag. $\begin{array}{c} 15, 14\\ TECS0\\ \end{array}$ TECS1TECS0 $\begin{array}{c} TECS1\\ 0\\ 0\\ \end{array}$ TECS0Status of transmit error counter $0\\ 0\\ 1\\ \end{array}$ $\begin{array}{c} 0\\ 0\\ 0\\ 1\\ \end{array}$ 0Transmit error counter value < 96\\ \hline 0\\ 1\\ 1\\ \end{array}13, 12RECS1, RECS0This is the receive error counter status flag. $\begin{array}{c} 13, 12\\ \end{array}$ RECS1, 	
TECS0 $TECS1$ $TECS0$ $Status of transmit error counter00Transmit error counter value < 96$	
$\begin{array}{ c c c c c c }\hline 0 & 0 & Transmit error counter value < 96 \\ \hline 0 & 1 & Transmit error counter value = 96 to 127 (warning level 1 & 0 & Not used \\\hline 1 & 1 & 1 & Transmit error counter value \ge 128 (error passive) \\\hline 13, 12 & RECS1, \\ RECS0 & This is the receive error counter status flag. \\\hline \hline \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & \frac{RECS1}{0} & $	
0 1Transmit error counter value = 96 to 127 (warning level 1 0 Not used 1 1 Transmit error counter value \geq 128 (error passive) $13, 12$ RECS1, RECS0This is the receive error counter status flag.RECS1RECS0Status of receive error counter 0 0 Receive error counter value $<$ 96	
$1 0 \text{Not used}$ $1 1 \text{Transmit error counter value} \ge 128 \text{ (error passive)}$ $13, 12 \text{RECS1}, \\ \text{RECS0} \text{This is the receive error counter status flag.}$ $\frac{\text{RECS1}}{0 0} \frac{\text{RECS0}}{\text{Receive error counter value} < 96}$	
11Transmit error counter value \geq 128 (error passive)13, 12RECS1, RECS0This is the receive error counter status flag.RECS1RECS0Status of receive error counter00Receive error counter value < 96	1
13, 12 RECS1, RECS0 This is the receive error counter status flag. Image: Rec S0 Image: Rec S0 Image: Rec S1 Image: Rec S1 RECS0 Status of receive error counter Image: Image: Object to the status flag. Image: Rec S1 RECS0 Image: Image: Rec S1 RECS0 Status of receive error counter Image: Image: Image: Image: Rec S1 RECS0 Status of receive error counter Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image: Image:	
RECS0 RECS1 RECS0 Status of receive error counter 0 0 Receive error counter value < 96	
0 0 Receive error counter value < 96	
0 1 Receive error counter value = 96 to 127 (warning level)	
1 0 Not used	
1 1 Receive error counter value \ge 128 (error passive)	

Note XXXX: CAN message buffer registers can be allocated to the XXXX addresses as programmable peripheral I/O registers. Note, however, that the XXXX addresses cannot be changed after being set.

m = 2, 6, A, E

(1/4)

(2/4)

Bit position	Bit name	Function
11	BOFF	This is the bus off status flag. 0: Transmit error counter < 256 (not bus off status) 1: Transmit error counter ≥ 256 (bus off status)
10	TSTAT	This is the transmit status flag. 0: Transmission stopped status 1: Transmitting status
9	RSTAT	This is the receive status flag. 0: Reception stopped status 1: Receiving status
8	ISTAT	This is the initialization status flag. 0: Normal operating status 1: FCAN is stopped and initialized
		 Cautions 1. The ISTAT bit is set (to 1) when the CAN protocol layer acknowledges the settings of the INIT and STOP bits. Also, this bit is automatically cleared (to 0) when the INIT and STOP bits are cleared (to 0). 2. In the initialization status, "recessive" is output to the CTXD pin. 3. The C1SYNC and C1BRP registers can be written only in initialization mode. 4. In the initialization status, the error counter (see 11.10 (23) CAN1 error count register (C1ERC)) is cleared (to 0) and the error status (bits TECS1, TECS0, RECS0, and RECS1) is reset.
6	DLEVR	This is the dominant level control bit for receive pins. 0: A low level to a receive pin is acknowledged as dominant 1: A high level to a receive pin is acknowledged as dominant
5	DLEVT	This is the dominant level control bit for transmit pins. 0: A low level is transmitted from a transmit pin as dominant 1: A high level is transmitted from a transmit pin as dominant
4	OVM	 This is the overwrite mode control bit. 0: New messages stored in message buffer in which DN bit of M_STATn register (n = 00 to 31) is set 1: New messages in message buffer in which DN bit is set are discarded. When the OVM bit = 1, the receive completion interrupt (INTCREC) is not generated even in new messages are received in the message buffer in which the DN bit is set.
3	TMR	 This is the time stamp control bit for reception. 0: Captures time stamp counter value when SOF is detected on CAN bus 1: Captures time stamp counter value when EOF is detected on CAN bus (a valid message is confirmed)
2	STOP	This is the CAN stop mode control bit. 0: No CAN stop mode setting 1: CAN stop mode
		The CAN stop mode can be selected only when the CAN module is set to CAN sleep mode (the SLEEP bit is set (to 1)). CAN stop mode can be canceled only by the CPU (STOP bit cleared (to 0)).

(3/4)

Bit position	Bit name	Function
1	SLEEP	This is the CAN sleep mode control bit. 0: Normal operation mode 1: Switch to CAN sleep mode. Change in CAN bus performs wake-up.
		 Cautions 1. CAN sleep mode can be set only when the CAN bus is in the idle state 2. CAN sleep mode is canceled under the following conditions. When the CPU has cleared the SLEEP bit (to 0) When the CAN bus changes (only when CAN stop mode has not bee set) 3. The WAKE bit (see 11.10 (21) CAN1 definition register (C1DEF)) can be set (to 1) only when CAN sleep mode is canceled by the change of the CAN bus, and an error interrupt occurs.
0	INIT	 This is the initialization request bit used to initialize the CAN module. 0: Normal operation mode 1: Initialization mode Cautions 1. Be sure to confirm that the CAN module has entered the initialization mode using the ISTAT bit (ISTAT bit = 1) after setting the INIT bit (to 1) When the ISTAT bit = 0, set the INIT bit (to 1) again. 2. If the INIT bit is set (to 1) when the CAN module is in the bus off statu (BOFF bit = 1), the CAN module enters initialization mode (ISTAT bit

(b) Write (1/2)

 \star

Bit position	Bit name		Function								
14, 6	Set	Sets/clears the DLEVR bit.									
	DLEVR, clear	set DLEVR	clear DLEVR	Operation							
	DLEVR	0	1	DLEVR bit cleared (to 0)							
		1	0	DLEVR bit set (to 1)							
		Other than	n above	DLEVR bit not changed							
				Ģ							
13, 5	Set	Sets/clears t	the DLEVT t	pit.							
13, 5	DLEVT, clear	Sets/clears t set DLEVT	the DLEVT b clear DLEVT	Dit. Operation							
13, 5	DLEVT,	set	clear								
13, 5	DLEVT, clear	set DLEVT	clear DLEVT	Operation							

Bit position	Bit name	Function								
12, 4	set OVM,	Sets/clears the OVM bit.								
	clear OVM	set OVM	clear OVM	Operation						
		0	1	OVM bit cleared (to 0)						
		1	0	OVM bit set (to 1)						
		Other than	n above	OVM bit not changed						
11, 3	set TMR,	Sets/clears								
, -	clear TMR	set TMR	clear TMR	Operation						
		0	1	TMR bit cleared (to 0)						
		1	0	TMR bit set (to 1)						
		Other than	n above	TMR bit not changed						
10, 2	set STOP, clear STOP	Sets/clears	the STOP bi							
		set STOP	clear STOP	Operation						
		0	1	STOP bit cleared (to 0)						
		1	0	STOP bit set (to 1)						
		Other than above		STOP bit not changed						
9, 1	set SLEEP, clear SLEEP	Sets/clears	pit.							
		set SLEEP	clear SLEEP	Operation						
		SLEEP	0	1	SLEEP bit cleared (to 0)					
			1	0	SLEEP bit set (to 1)					
				Other than	n above	SLEEP bit not changed				
8, 0	set INIT, clear INIT	Sets/clears	the INIT bit.							
		set INIT	clear INIT	Operation						
			0	1	INIT bit cleared (to 0)					
		1	0	INIT bit set (to 1)						
		Other than	n above	INIT bit not changed						

(4/4)

(21) CAN1 definition register (C1DEF)

The C1DEF register is used to define the operation of the CAN module. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the C1DEF register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.
 - 2. When writing to the C1DEF register, set or clear bits according to the register configuration during a write operation.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	(1 Initial value
C1DEF (Read)	0	0	0	0	0	0	0	0	DGM	MOM	SSHT	PBB	BERR	VALID	WAKE	OVR	xxxxmC52H ^{Note}	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
C1DEF (Write)	set DGM	set MOM	set SSHT	set PBB	0	0	0	0								clear OVR		
<u>(a)</u> Rea	ad (1/:	3)																
Bit pos	sition	Bit	name	Э								Fu	Inctio	n				
				 0: Only when receiving, valid messages received using message buffer used for diagnostic processing mode (Bits MT2 to MT0 of M_CONF register = 111) 1: Only when receiving, valid messages received using normal operation mode. The diagnostic processing mode (MOM bit = 1) is used for CAN baud rate detection and for diagnostic purposes. When this mode has been set, the following operations are performed.														
					• Set	tting t	he D0	GM b	it conf	firms	wheth	er or	not va	alid d	ata ha	as bee	eration is valid. en stored in the r ormal operation r	-
		perip set.	hera	Ŭ			Ũ										resses as pro ot be changed	•

Bit position	Bit name	Function
6	МОМ	Specifies the CAN module operation mode. 0: Normal operating mode 1: Diagnostic processing mode
		Cautions 1. When in diagnostic processing mode (MOM bit = 1), the C1BRP register can be accessed only when the CAN module has been set t initialization mode (i.e., when the C1CTRL register's ISTAT bit = INIT b = 1).
		 When the CAN module is operating (i.e., when the C1CTRL register' ISTAT bit = 0), the C1BRP register cannot be used, and the CAN1 but diagnostic information register (refer to 11. 10 (27) CAN1 but diagnostic information register (C1DINF)) can be used instead. 2. The CAN protocol layer does not send ACK, error frame, or transmessages, nor does it operate an error counter. The internal transmit output is fed back to the internal input due to aut baud rate detection.
5	SSHT	Specifies single shot mode. 0: Normal operating mode 1: Single shot mode
		In single shot mode, the CAN module can transmit a message only one time. The M_STATn register's TRQ bit is then cleared (to 0) regardless of whether or not there are any pending normal transmit operations ($n = 00$ to 31). Also, if a bus error has occurred due to a transmission, it is handled as an incomplete transmission.
		Cautions 1. In single shot mode, even if the CAN lost in arbitration, it is handled a a completed message transmission. When in this mode, the BERR bit is set (to 1) but the error counte value (refer to 11.10 (23) CAN1 error count register (C1ERC)) does no change since there are no CAN bus errors.
		 In single shot mode, even when transmission is stopped due to error detection or a loss in the arbitration phase, the transmission completion interrupt occurs. During the time when the CAN module is active, the CPU switcher between normal operation mode and single shot mode without causin any errors to occur on the CAN bus.
4	PBB	Specifies priority control for transmission. 0: Identifier (ID) based priority control 1: Message number based priority control
		Ordinarily, priority for transmission is defined based on message IDs, but when the PBB b has been set (to 1) priority becomes based instead on the position of messages, so that messages with lower message numbers have higher priority.
3	BERR	Indicates CAN bus error status. 0: CAN bus error was not detected 1: CAN bus error was detected at least once after bit was cleared
2	VALID	Indicates valid message detection status. 0: Valid message was not detected 1: Valid message was detected at least once after bit was cleared

 \star

 \star

(2/4)

Г

*

*

(3/4)

Bit position	Bit name	Function							
1	WAKE	Indicates CAN sleep mode cancellation status. 0: Normal operation 1: CAN sleep mode canceled							
		 Cautions 1. The WAKE bit is set (1) only when the CAN sleep mode is released due to a change in the CAN bus and an error interrupt occurs. 2. While the WAKE bit is set (1), the error interrupt signal holds the active status. Therefore, always clear (0) the WAKE bit after recognition that the WAKE bit is set. 							
0	OVR	Indicates overrun error status. 0: Normal operation 1: Overrun occurred during RAM access							
		Caution When an overrun error has occurred, the OVR bit is set (to 1) and an error interrupt occurs at the same time. The source of the overrun error may be that the RAM access clock is slower than the selected CAN baud rate.							

(

Bit position	Bit name	Function										
15, 7	set DGM,	Sets/clears the DGM bit.										
	clear DGM	set DGM	clear DGM	Operation								
		0	1	DGM bit cleared (to 0)								
		1	1 0 DGM bit set (to 1)	DGM bit set (to 1)								
		Other than	n above	DGM bit not changed								
14, 6	set MOM,	Sets/clears t										
	clear	set MOM	clear MOM	Operation								
	MOM	0	1	MOM bit cleared (to 0)								
		1	1 0 MOM bit set (to 1)									
		Other thar	n above	MOM bit not changed								
13, 5	set SSHT,	Sets/clears t	he SSHT bit									
, .	clear SSHT		clear SSHT	Operation								
		0	1	SSHT bit cleared (to 0)								
		1	0	SSHT bit set (to 1)								
		Other than	n above	SSHT bit not changed								
12, 4	set PBB,	Sets/clears t										
12, 4	clear PBB	set PBB	clear PBB	Operation								
		0	1	PBB bit cleared (to 0)								
		1	0	PBB bit set (to 1)								
				an above	PBB bit not changed							
3	clear BERR	0: No cha	Clears the BERR bit. 0: No change in BERR bit 1: BERR bit cleared (to 0)									
2	clear VALID	0: No cha	Clears the VALID bit. 0: No change in VALID bit 1: VALID bit cleared (to 0)									
1	clear WAKE		VAKE bit. nge in WAKE bit cleared (t									
0	clear OVR		VR bit. nge in OVR l t cleared (to									

(22) CAN1 information register (C1LAST)

The C1LAST register indicates the CAN module's error information and the number of the message buffer received last.

This register is read-only, in 16-bit units.

LAST		0 0	0	LERR3 LERR2 L	ERR1 LERR0 LRE	C7 LREC6 LREC5	LREC4 LREC3 L	LREC2 LREC1 LREC0 xxxxmC54H ^{Note} 00FF																											
Bit positio	n	Bit na					Functio																												
11 to 8				la dia sta s th			T unction																												
11108		LERR			dicates the last error information.																														
				LERR3	LERR2	LERR1	LERR0	Last error information																											
				0	0	0	0	Error not detected																											
				0	0	0	1	Bit error																											
				0	0	1	0	Stuff error																											
				0	0	1	1	CRC error																											
				0	1	0	0	Form error																											
				0	1	0	1	ACK error																											
				0	1	1	0	Arbitration lost (only in single shot mode (C1DEF register's SSHT bit = 1))																											
				0	1	1	1	CAN overrun error																											
																															1	0	0	0	Wake-up from CAN bus
							Other th	an above		Undefined																									
				Caution		ERR3 to LE		annot be cleared, the current status is s.																											
7 to 0		LREC LREC		0 to 31:	ne last receive The number c 5: Not used	U		st received																											

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

 $m = 2, \, 6, \, A, \, E$

(23) CAN1 error count register (C1ERC)

The C1ERC register indicates the count values of the transmission/reception error counters. This register is read-only, in 16-bit units.

Address Initial value 6 5 15 14 13 12 11 10 9 8 7 4 3 2 0 1 C1ERC REC7 REC6 REC5 REC4 REC3 REC2 REC1 REC0 TEC7 TEC6 TEC5 TEC4 TEC3 TEC2 TEC1 TEC0 XXXxmC56HNote 0000H Bit position Bit name Function 15 to 8 REC7 to Indicates the reception error count. REC0 0 to 255: The number of reception errors This reflects the current status of the reception error counter. The number of counts is defined by the CAN protocol. 7 to 0 TEC7 to Indicates the transmission error count. TEC0 0 to 255: The number of transmission errors This reflects the current status of the transmission error counter. The number of counts is defined by the CAN protocol.

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E

(24) CAN1 interrupt enable register (C1IE)

The C1IE register is used to enable/disable the CAN module's interrupts. This register can be read/written in 16-bit units.

- Cautions 1. Both bitwise writing and direct writing to the C1IE register are prohibited. Attempts to write directly to this register may result in operation faults, so be sure to follow the sequence described in 11.9 Cautions on Bit Set/Clear Function.
 - 2. When writing to the C1IE register, set or clear bits according to the register configuration during a write operation.

		15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
C1 (Rea		0	0	0	0	1	0	0	1	0	E_INT6	E_INT5	E_INT4	E_INT3	E_INT2	E_INT1	E_INT0	xxxxmC58H ^{Note}	0900H
		45		10	40		40	0	0	7	0	5	4	0	0	4	0		
C1	IE	15	14 set	13 set	12 set	11 set	10 set	9 set	8 set	7	6 clear	5 clear	4 clear	3 clear	2 clear	1 clear	0 clear		
Wri	ite)	0	E_INT6	E_INT5	E_INT4	E_INT3	E_INT2	E_INT1	E_INT0	0	E_INT6	E_INT5	E_INT4	E_INT3	E_INT2	E_INT1	E_INTO		
<u>(</u> a) Rea	d (1/	2)																
I	Bit posi	ition	Bit	name	Э								Fu	inctio	n				
	6		E_I	NT6		0: I	nterru	upt di	modu sableo nabled	ł	ror int	errup	t enat	ole fla	g.				
	5		E_I	NT5		This i 0: I	s the nterru	CAN upt di	bus e sableo nableo	rror i 1	nterru	pt en	able f	ag.					
	4		E_I	NT4		0: I	nterru	upt di	up fro sableo nableo	ł	AN sl	eep n	node i	nterru	upt er	able	flag.		
	3		E_I	NT3		0: I	nterru	upt di	ve erre sableo nabled	1	ssive	interr	upt er	nable	flag.				
	2		E_I	NT2		0: I	nterru	upt di	mit er sableo nabled	1	assive	e or bi	us off	interr	upt ei	nable	flag.		
N	ote x	xxx:			-			-										resses as pro ot be changed	-
	n	n = 2	, 6, A	., E															

Bit position	Bit name	Function
1	E_INT1	 This is the receive completion interrupt enable flag. 0: Interrupt disabled 1: Interrupt enabled When IE bit of the M_CTRLn register is 1, a reception completion interrupt occurs regardless of the setting of the E_INT1 bit if the transmit message buffer receives a remote frame while the auto response function is not set (RMDE0 bit of the M_CTRLn register = 0) (n = 00 to 31).
0	E_INT0	This is the transmit completion interrupt enable flag. 0: Interrupt disabled 1: Interrupt enabled

(b) Write (1/2)

 \star

Bit position	Bit name		Function	
14, 6	set	Sets/clears the E_INT6 b	it.	
	E_INT6,	set E_INT6 clear E_INT6	Operation	
	clear E_INT6	0 1	E_INT6 interrupt cleared (to 0)	
		1 0	E_INT6 interrupt set (to 1)	
		Other than above	E_INT6 interrupt not changed	
13, 5	set	Sets/clears the E_INT5 b	it.	
	E_INT5,	set E_INT5 clear E_INT5	Operation	
	clear E_INT5	0 1	E_INT5 interrupt cleared (to 0)	
	2	1 0	E_INT5 interrupt set (to 1)	
		Other than above	E_INT5 interrupt not changed	
12, 4	set	Sets/clears the E_INT4 t	it.	
	E_INT4,	set E_INT4 clear E_INT4	Operation	
	clear E_INT4	0 1	E_INT4 interrupt cleared (to 0)	
		1 0	E_INT4 interrupt set (to 1)	
		Other than above	E_INT4 interrupt not changed	
11, 3	set	Sets/clears the E_INT3 b	jit.	
	E_INT3,	set E_INT3 clear E_INT3	Operation	
	clear E_INT3	0 1	E_INT3 interrupt cleared (to 0)	
		1 0	E_INT3 interrupt set (to 1)	
		Other than above	E_INT3 interrupt not changed	

(2/3)

(3/3)

Bit position	Bit name			Function	
10, 2	set	Sets/clears t	he E_INT2 b	it.	
	E_INT2, clear	set E_INT2	clear E_INT2	Operation	
	E_INT2	0	1	E_INT2 interrupt cleared (to 0)	
		1	0	E_INT2 interrupt set (to 1)	
		Other than	above	E_INT2 interrupt not changed	
9, 1	set	Sets/clears t	he E_INT1 b	it.	
	E_INT1, clear	set E_INT1	clear E_INT1	Operation	
	E_INT1	0	1	E_INT1 interrupt cleared (to 0)	
		1	0	E_INT1 interrupt set (to 1)	
		Other than	above	E_INT1 interrupt not changed	
8, 0	set	Sets/clears t	he E_INT0 b	it.	
	E_INT0, clear	set E_INT0	clear E_INT0	Operation	
	E_INT0	0	1	E_INT0 interrupt cleared (to 0)	
		1	0	E_INT0 interrupt set (to 1)	
		Other than	above	E_INT0 interrupt not changed	

(25) CAN1 bus active register (C1BA)

The C1BA register indicates frame information output via the CAN bus. This register is read-only, in 16-bit units.

Bit position	Bit name				Functi	on	
12 to 8	CACT4 to CACT0	Indicates C	AN module s	status.			
		CACT4	CACT3	CACT2	CACT1	CACT0	CAN module status
		0	0	0	0	0	Reset state
		0	0	0	0	1	Bus idle wait
		0	0	0	1	0	Bus idle state
		0	0	0	1	1	Start of frame
		0	0	1	0	0	Standard identifier area
		0	0	1	0	1	Data length code area
		0	0	1	1	0	Data field area
		0	0	1	1	1	CRC field area
		0	1	0	0	0	CRC delimiter
		0	1	0	0	1	ACK slot
		0	1	0	1	0	ACK delimiter
		0	1	0	1	1	End of frame area
		0	1	1	0	0	Intermission state
		0	1	1	0	1	Suspend transmission
		0	1	1	1	0	Error frame
		0	1	1	1	1	Error delimiter wait
		1	0	0	0	0	Error delimiter
		1	0	0	1	0	Extended identifier area
7 to 0	TMNO7 to TMNO0	0 to 31: N 32 to 254	ansmit mess /lessage nur l: Not used messages av	mber of mes	sage awaiti	-	sion or being transmitted

(26) CAN1 bit rate prescaler register (C1BRP)

The C1BRP register is used to set the transmission baud rate for the CAN module.

Use the C1BRP register to select the CAN protocol layer base system clock (f_{BTL}). The baud rate is determined by the value set to the C1SYNC register.

While in normal operation mode (C1DEF register's MOM bit = 0), the C1BRP register can only be accessed when the initialization mode has been set (C1CTRL register's INIT bit = 1).

This register can be read/written in 16-bit units.

Caution While in diagnostic processing mode (C1DEF register's MOM bit = 1), the C1BRP register can only be accessed when the initialization mode has been set (C1CTRL register's INIT bit = 1) (refer to 11.10 (21) CAN1 definition register (C1DEF)).

C1BRP	15 TLM	14	13 0	12 0	11	10 0	9	8	7 0	6 BTYPE	5 BRP5	4 BRP4	3 BRP3	2 BRP2	1 BRP1 E	0 BRP0	Address xxxxmC5CH ^{Note}	Initial valu 0000H
LM = 0)			•	•		•	•	•		2.4.0		214 0	2.0.2				
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0		
C1BRP LM = 1	TLM	0	0	0	0	0	0	BTYPE	BRP7	BRP6	BRP5	BRP4	BRP3	BRP2	BRP1 E	BRP0		
È	hen TL) name									Fur	nction					
-	5	TLM		_	Spaaifi	oo tro	nofor	lovor	mod	0		Fui	ICTION					
	5				Specifi 0: 6-			er mod		e.								
	6	BTY	PE		Specifi													
								≤ 125 I (> 125										
51	io 0	BRP	95 to		Specifi					-	e sys	tem cl	ock (fвтL) fo	or CAN	l mod	dule.	
		BRP	0		•		•		,		,		,	,				
					n	BF	RP5	BRP	4	BRP	3	BRP2	B	RP1	BRP	0	CAN protocol I	ayer
																	base system c (f _{BTL})	clock
					0	(0	0		0		0		0	0	1	fмем/2	
					1	(0	0		0		0		0	1	1	fмем/4	
					2		0	0		0		0		1	0	t	fмем/6	
					3		0	0		0		0		1	1	t	fмем/8	
										:						1	fмем/(n + 1) × 2	
					60		1	1		1		1		0	0	1	fмем/122	
					61		1	1		1		1		0	1	t	fмем/124	
					62		1	1		1		1		1	0	1	fмем/126	
					63		1	1		1		1		1	1	1	fмем/128	
					Rema	rk f	вті =	fмем/{	(n +	· 1) ×	2}: (CAN	proto	col la	ayer b	ase	system clock	
) to 63				BRP5	i to B	RP0)			
						f	мем =	= CAN	l ba	se clo	ock							
Note		CAN	maa		0 h.4	for r	- ai ai	oro -	or	he -		otod	to 1	ho v	····· -	ddra		rommet
Note																	esses as prog t be changed	

(2/2)

Bit position	Bit name						F	unction			
15	TLM	-	es trans bit pres	-		Э.					
8	BTYPE	0: Lo	es CAN ow spee igh spee	ed (≤ 12	25 kbps						
7 to 0	BRP7 to BRP0	Specifi	es CAN	protoc	ol layer	base s	system	clock (f	BTL) for	CAN m	odule.
		n	BRP7	BRP6	BRP5	BRP4	BRP3	BRP2	BRP1	BRP0	CAN protocol layer base system clock (fBTL)
		0	0	0	0	0	0	0	0	0	Setting prohibited
		1	0	0	0	0	0	0	0	1	fмем/2
		2	0	0	0	0	0	0	1	0	fмем/З
		3	0	0	0	0	0	0	1	1	fмем/4
						•					fмем/(n + 1)
		252	1	1	1	1	1	1	0	0	fмем/253
		253	1	1	1	1	1	1	0	1	fмем/254
		254	1	1	1	1	1	1	1	0	fмем/255
		255	1	1	1	1	1	1	1	1	fмем/256
		Rema	n	= 0 to	∞/(n + ′ 255 (s AN bas	et by b	oits BR		-		em clock

(27) CAN1 bus diagnostic information register (C1DINF)

The C1DINF register indicates all CAN bus bits, including stuff bits, delimiters, etc. This information is used only for diagnostic purposes.

Because the number of bits starting from SOF is added at each frame, the actual number of bits is the value obtained by subtracting the previous data.

This register is read-only, in 16-bit units.

- Cautions 1. While in diagnostic processing mode (C1DEF register's MOM bit = 1) and in normal operation mode (C1CTRL register's INIT bit = 0), the C1DINF register can only be accessed. In normal operation mode (C1DEF register's MOM bit = 0), this register cannot be accessed.
 - 2. Storage of the last 8 bits is automatically stopped if an error or a valid message (ACK delimiter) is detected on the CAN bus. Reset is automatically performed each time when the SOF is detected on the CAN bus.

Bit position	Bit name		Function
15 to 0	DINF15 to	Indicates CAN bus diag	nostic information.
	DINF0	Bit name	CAN Bus Diagnostic Information
		DINF15 to DINF8	Number of bits starting from SOF
		DINF7 to DINF0	Information from last 8 bits

Note xxxx: CAN message buffer registers can be allocated to the xxxx addresses as programmable peripheral I/O registers. Note, however, that the xxxx addresses cannot be changed after being set.

m = 2, 6, A, E

(28) CAN1 synchronization control register (C1SYNC)

The C1SYNC register controls the data bit time for transmission speed. This register can be read/written in 16-bit units.

Cautions 1. The CPU is able to read the C1SYNC register at any time.

- 2. Writing to the C1SYNC register is enabled when in initialization mode (when C1CTRL register's INIT bit = 1).
- 3. The limit values of the CAN protocol when setting the SPTn bit and DBTn bit are as follows.

 $5 \times BTL \le SPT$ (sampling point) $\le 17 \times BTL$ [$4 \le SPT4$ to SPT0 set values ≤ 16] $8 \times BTL \le DBT$ (data bit time) $\le 25 \times BTL$ [$7 \le DBT4$ to DBT0 set values ≤ 24] SJW (synchronization jump width) $\le DBT - SPT$ $2 \le (DBT - SPT) \le 8$

Remark BTL = 1/fBTL (fBTL: CAN protocol layer base system clock)

Bit position	Bit name	Function
12	SAMP	Specifies bit sampling. 0: Receive data sampled once at the sampling point. 1: Receive data sampled three times and the majority value used as the sampled value.
11, 10	SJW1, SJW0	Specifies synchronization jump width stipulated in the CAN protocol specification, Ver. 2.0, PartB active.
		SJW1 SJW0 Synchronization jump width ^{Note}
		0 0 BTL
		0 1 BTL × 2
		1 0 BTL × 3
		1 1 BTL × 4
		Note Stipulated in CAN protocol specification Ver. 2.0, PartB active
		Remark BTL = 1/fBTL: CAN protocol layer base system clock)

(1/3)

(2)	(3)

Bit position	Bit name				Functi	on	
9 to 5	SPT4 to	Specifies pe	osition of sar	mpling point	S.		
	SPT0	SPT4	SPT3	SPT2	SPT1	SPT0	Position of sampling point
		0	0	0	1	0	$\text{BTL}\times3^{\text{Note}}$
		0	0	0	1	1	$\text{BTL} \times 4^{\text{Note}}$
		0	0	1	0	0	BTL × 5
		0	0	1	0	1	BTL × 6
		0	0	1	1	0	BTL × 7
		0	0	1	1	1	BTL × 8
		0	1	0	0	0	BTL × 9
		0	1	0	0	1	BTL × 10
		0	1	0	1	0	BTL × 11
		0	1	0	1	1	BTL × 12
		0	1	1	0	0	BTL × 13
		0	1	1	0	1	BTL × 14
		0	1	1	1	0	BTL × 15
		0	1	1	1	1	BTL × 16
		1	0	0	0	0	BTL × 17
		Other that	n above				Setting prohibited
		the (setting is re CAN protoco ampling poir	I specificatio	ons.	·	ension and is not compliant wi

Г

* *

(3/3)

t position	Bit name	Function						
4 to 0	DBT4 to DBT0	Sets data bit time.						
		DBT4	DBT3	DBT2	DBT1	DBT0	Data bit time	
		0	0	1	1	1	BTL × 8	
		0	1	0	0	0	BTL × 9	
		0	1	0	0	1	BTL × 10	
		0	1	0	1	0	BTL × 11	
		0	1	0	1	1	BTL × 12	
		0	1	1	0	0	BTL × 13	
		0	1	1	0	1	BTL × 14	
		0	1	1	1	0	BTL × 15	
		0	1	1	1	1	BTL × 16	
		1	0	0	0	0	BTL × 17	
		1	0	0	0	1	BTL × 18	
		1	0	0	1	0	BTL × 19	
		1	0	0	1	1	$BTL \times 20$	
		1	0	1	0	0	BTL × 21	
		1	0	1	0	1	BTL × 22	
		1	0	1	1	0	BTL × 23	
		1	0	1	1	1	BTL × 24	
		1	1	0	0	0	BTL × 25	
		Other that	n above		Setting prohibited			
		Remark 1-bit data length is set for CAN bus.						


Remark BTL = 1/fBTL (fBTL: CAN protocol layer base system clock)

11.11 Operations

11.11.1 Initialization processing

Figure 11-27 shows a flowchart of initialization processing. The register setting flow is shown in Figures 11-28 to 11-40.

Figure 11-27. Initialization Processing








Figure 11-28. CAN Main Clock Selection Register (CGCS) Settings










Figure 11-30. CAN Global Status Register (CGST) Settings








*


*



User's Manual U14492EJ4V1UD












Figure 11-35. CAN1 Control Register (C1CTRL) Settings




Figure 11-36. CAN1 Address Mask a Registers L and H (C1MASKLa and C1MASKHa) (a = 0 to 3) Settings







Figure 11-37. Message Buffer Settings















 \star

11.11.2 Transmit setting

Transmit messages are output from the target message buffer.





11.11.3 Receive setting

 \star

Receive messages are retrieved from the target message buffer.




Figure 11-42. Setting of Receive Completion Interrupt and Reception Operation Using Reception Polling




Figure 11-43. CAN Message Search Start/Result Register (CGMSS/CGMSR) Settings

11.11.4 CAN sleep mode

In CAN sleep mode, the FCAN controller can be set to standby mode. A wake-up occurs when there is a bus operation.








Figure 11-45. Clearing of CAN Sleep Mode by CAN Bus Active Status









11.11.5 CAN stop mode

In CAN stop mode, the FCAN controller can be set to standby mode. No wake-up occurs when there is a bus operation (stop mode is controlled by CPU access only).









 \star

* 11.12 Rules for Correct Setting of Baud Rate

The CAN protocol limit values for ensuring correct operation of FCAN are described below. If these limit values are exceeded, a CAN protocol violation may occur, which can result in operation faults. Always make sure that settings are within the range of limit values.

- (a) $5 \times BTL \le SPT$ (sampling point) $\le 17 \times BTL$ [$4 \le SPT4$ to SPT0 set values ≤ 16]
- (b) $8 \times BTL \le DBT$ (data bit time) $\le 25 \times BTL$ [7 $\le DBT4$ to DBT0 set values ≤ 24]
- (c) SJW (synchronization jump width) \leq DBT SPT
- (d) $2 \times (DBT SPT) \le 8$
- Remark
 BTL = 1/fBTL (fBTL: CAN protocol layer base system clock)

 SPT4 to SPT0 (Bits 9 to 5 of CAN1 synchronization control register (C1SYNC))

 DBT4 to DBT0 (Bits 4 to 0 of CAN1 synchronization control register (C1SYNC))
- (1) Example of FCAN baud rate setting (when C1BRP register's TLM bit = 0) The following is an example of how correct settings for the C1BRP register and C1SYNC register can be calculated.

Conditions from CAN bus:

- <1> CAN base clock frequency (fMEM): 16 MHz
- <2> CAN bus baud rate: 83 kbps
- <3> Sampling point: 80% or more
- <4> Synchronization jump width: 3 BTL

First, calculate the ratio between the CAN base clock frequency and the CAN bus baud rate frequency as shown below.

fmem/CAN bus baud rate = 16 MHz/83 kHz \neq 192.77 \neq 2⁶ \times 3


Set an even number between 2 and 128 to the C1BRP register's bits BRP5 to BRP0 as the setting for the prescaler (CAN protocol layer base system clock: fBTL), then set a value between 8 and 25 to the C1SYNC register's bits DBT4 to DBT0 as the data bit time.

Since it is assumed that the SJW (synchronization jump width) value is 3, the maximum setting for SPT (sampling point) is 3 less than the data bit time setting and is 17.

 $(SPT \leq DBT - 3 \text{ and } SPT = 17)$

Prescaler	DBT	SPT (MAX.)	Calculated SPT
24	8	5	5/8 = 62.5%
16	12	9	9/12 = 75%
12	16	13	13/16 = 81%
8	24	17	17/24 = 71%

Given the above limit values, the following four settings are possible.



The settings that can actually be made for the V850E/IA1 are in the range from <4> to <7> above (the section enclosed in broken lines).

Among these options in the range from <4> to <7> above, option <6> is the ideal setting for the specifications when actually setting the register.

(i) Prescaler (CAN protocol layer base system clock: fBTL) setting

fBTL is calculated as below. • fBTL = fMEM/{(a + 1) × 2} : $[0 \le a \le 63]$ Value a is set using bits 5 to 0 (BRP5 to BRP0) of the C1BRP register. fBTL = 16 MHz/12 = 16 MHz/{(5 + 1) × 2} thus a = 5 Therefore, C1BRP register = 0005H

(ii) DBT (data bit time) setting

DBT is calculated as below. • DBT = BTL × (a + 1) : [7 ≤ a ≤ 24] Value a is set using bits 4 to 0 (DBT4 to DBT0) of the C1SYNC register. DBT = BTL × 16 = BTL × (a + 1)thus a = 15 Therefore, C1SYNC register's bits DBT4 to DBT0 = 01111B Note that 1/DBT = fBTL/16 = 1333 kHz/16 = 83 kbps (nearly equal to the CAN bus baud rate)

(iii) SPT (sampling point) setting

Given SJW = 3: $SJW \le DBT - SPT$ $3 \le 16 - SPT$ $SPT \le 13$ Therefore, SPT is set as 13 (max.) SPT is calculated as below. • SPT = BTL × (a + 1) : [4 \le a \le 16]
Value a is set using bits 9 to 5 (SPT4 to SPT0) of the C1SYNC register. $SPT = BTL \times 13$ $= BTL \times (12 + 1)$ thus a = 12

Therefore, the SPT4 to SPT0 bits of the C1SYNC register = 01100B

(iv) SJW (synchronization jump width) setting

SJW is calculated as below. • SJW = BTL × (a + 1) : $[0 \le a \le 3]$ Value a is set using bits11 and 10 (SJW1, SJW0) of the C1SYNC register. C1SYNC register's bits SJW1 and SJW0 = BTL × 3 = BTL × (2 + 1) thus a = 2 Therefore, the SJW1 and SJW0 bits of the C1SYNC register = 10B.

The C1SYNC register settings based on these results are shown in Figure 11-49 below.

	15	14	13	12	11	10	9	8
C1SYNC	0	0	0	SAMP	SJW1	SJW0	SPT4	SPT3
Setting	0	0	0	0	1	0	0	1
	7	6	5	4	3	2	1	0
	SPT2	SPT1	SPT0	DBT4	DBT3	DBT2	DBT1	DBT0
Setting	1	0	0	0	1	1	1	1

Figure 11-49. C1SYNC Register Settings

11.13 Ensuring Data Consistency

When the CPU reads data from CAN message buffers, it is essential for the read data to be consistent.

Two methods are used to ensure data consistency: sequential data read and burst read mode.

11.13.1 Sequential data read

When the CPU performs sequential access of a CAN message buffer, data is read from the buffer in the order shown in Figure 11-50 below.

Only the FCAN internal operation can set the M_STATn register's DN bit (to 1) and only the CPU can clear it (to 0), so during the read operation the CPU must be able to check whether or not any new data has been stored in the message buffer.




Figure 11-50. Sequential Data Read

11.13.2 Burst read mode

Burst read mode is implemented in the FCAN to enable faster access to complete messages and secure the synchrony of data.

Burst read mode starts up automatically each time the CPU reads the M_DLCn register and data is then copied from the message buffer area to a temporary read buffer.

Data continues to be read from the temporary buffer as long as the CPU keeps directly incrementing (+1) the read address (when data is read in the following order: M_DLCn register \rightarrow M_CTRLn register \rightarrow M_TIMEn register \rightarrow M_DATAn0 to M_DATAn7 registers \rightarrow M_IDLn, M_IDHn register).

If these linear address rules are not followed or if access is attempted to an address that is lower than the M_IDHn register's address (such as the M_CONFn register or M_STATn register), burst read mode becomes invalid.

- Cautions 1. 16-bit read access is required for the memory buffer area when using the burst read mode. If 8-bit access (byte read operation) is attempted, burst read mode does not start up even if the address is linearly incremented (+1) as described above.
 - 2. Be sure to read out the value of FCAN control registers other than the M_DLCn register before starting the burst read mode.

Remark n = 00 to 31

*

11.14 Interrupt Conditions

11.14.1 Interrupts that are generated for FCAN controller

When interrupts are enabled (condition <1>: M_CTRLn register's IE bit = 1, conditions other than <1>: C1IE register's interrupt enable flag = 1), interrupts will be generated under the following conditions (n = 00 to 31).

<1> Message-related operation has succeeded

- When a message has been received in the receive message buffer
- When a remote frame has been received in the transmit message buffer (when auto acknowledge mode has not been set, i.e., when the M_CTRLn register's RMDE0 bit = 0)
- When a message has been transmitted from the transmit message buffer

<2> When a CAN bus error has been detected

- Bit error
- Bit stuff error
- Form error
- CRC error
- ACK error

<3> When the CAN bus mode has been changed

- Error passive status elapsed while FCAN was transmitting
- Bus off status was set while FCAN was transmitting
- · Error passive status elapsed while FCAN was receiving

<4> Internal error

Overrun error

11.14.2 Interrupts that are generated for global CAN interface

Interrupts are generated for the global CAN interface under the following conditions.

- An undefined area is accessed
- If the GOM bit is cleared to 0 when one of the CAN modules is not in the initialization status (ISTAT bit of C1CTRL register = 0) with the EFSD bit of the CGST register = 0
- A CAN module register (register starting with "C1") is accessed when the GOM bit of the CGST register = 0
- A temporary buffer (in the area following the address of the C1SYNC register) is accessed when the GOM bit of the CGST register = 1

11.15 How to Shut Down FCAN Controller

The following procedure should be used to stop CAN bus operations in order to stop the clock supply to the CAN interface (to set low power mode).

- <1> FCAN controller's initialization mode setting
 - Set initialization mode (INIT bit = 1 in C1CTRL register (set INIT bit = 1, clear INIT bit = 0))
- <2> Stop time stamp counter
 - Set TSM bit = 0 in CGST register (set TSM bit = 0, clear TSM bit = 1)
- <3> Stop CAN interface
 - Set GOM bit = 0 in CGST register (set GOM bit = 0, clear GOM bit = 1)
 - Stop CAN clock
 - Caution If the above procedure is not performed correctly, the CAN interface (in active status) can cause operation faults.

* 11.16 Cautions on Use

- <1> Bit manipulation is prohibited for all FCAN controller registers.
- <2> Be sure to properly clear (0) all interrupt request flags^{Note} in the interrupt routine. If these flags are not cleared (0), subsequent interrupt requests may not be generated. Note also that if an interrupt is generated at the same time as a CPU clear operation, that interrupt request flag will not be cleared (0). It is therefore important to confirm that interrupt request flags have been properly cleared (0).

Note See 11.10 (10) CAN interrupt pending register (CCINTP), 11.10 (11) CAN global interrupt pending register (CGINTP), and 11.10 (12) CAN1 interrupt pending register (C1INTP).

- <3> When a change occurs on the CAN bus via a setting of the CSTP bit in the CSTOP register while the clock supply to the CPU or peripheral functions is stopped, the CPU can be woken up.
- <4> Do not read the same register of the FCAN controller twice or more in a row. If the same register is read twice or more in a row, and even if the value of the register is changed while it is being read the second or subsequent time, the new value is not reflected, and the same value as the one read the first time is always read.
 - **Example** Reading the C1CTRL and C1BA registers
 - (i) Correct usage: New value is reflected when C1CTRL is read the second time. C1CTRL read C1BA read C1CTRL read
 - (ii) Incorrect usage: The second read value of C1CTRL is the same as the first read value of C1CTRL.
 C1CTRL read
 C1CTRL read
 C1BA read
- <5> When receiving a remote frame with an extended ID and storing it in the receive message buffer, the values of DLC3 to DLC0 in the message buffer are cleared to 0 regardless of the values of DLC3 to DLC0 on the CAN bus.

<6> If the OS (OSEK/COM) is not used, be sure to execute the following processing.

[When CAN communication is performed using an interrupt routine]

- Clear (0) the following interrupt pending bits at the start of the corresponding interrupt routine.
 - C1INTm bit of C1INTP register (m = 0 to 6)
 - GINT1 bit of CGINTP register (m = 1 to 3)
- Clear (0) the following enable bits during the corresponding interrupt routine.
 - E_INTm bit of C1IE register (m = 0 to 6)
 - G_IEn bit of CGIE register (n = 1, 2)

[When CAN communication is performed by polling of bits, not using interrupt routines]

- The following interrupt mask flags and interrupt enable bits are used when set (1) (do not clear (0) them).
 - CANMKn bit of CANICn register (n = 0 to 3)
 - E_INTm bit of C1IE register (m = 0 to 6)
 - G_IEn bit of CGIE register (n = 1, 2)
 - IE bit of M_CTRLn register (n = 00 to 31)
- Clear (0) the following interrupt pending bits in accordance with procedures (i) to (iii) below.
 - C1INTm bit of C1INTP register (m = 0 to 6)
 - GINTn bit of CGINTP register (n = 1 to 3)
 - (i) Poll the corresponding interrupt request flag.
 - (ii) If the value of the bit in procedure (i) is 1, clear (0) the corresponding interrupt pending bit.
 - (iii) After executing procedure (ii), clear (0) the interrupt request flag.

Example CAN reception

- (i) Poll until the CANIF0 bit of the CANIC0 register becomes 1.
- (ii) Clear (0) the C1INT1 bit of the C1INTP register.
- (iii) Clear (0) the CANIF0 bit of the CANIC0 register.
- <7> When emulating the FCAN controller using the in-circuit emulator (IE-V850E-MC or IE-703116-MC-EM1), perform the following settings in the Configuration screen that appears when the debugger is started.
 - Set the start address of the programmable peripheral I/O area that is set using the BPC register to the Programable I/O Area field.
 - Maps the programmable peripheral I/O area as "Target" or "Emulation RAM" in the Memory Mapping field.

CHAPTER 12 NBD FUNCTION (µPD70F3116)

The V850E/IA1 provides the Non Break Debug (NBD) function for on-chip data tuning.

12.1 Overview

The NBD function encompasses the following functions.

(1) RAM monitoring function

This function makes an arbitrary RAM area readable or writable using an NBD tool via DMA.

[Corresponding RAM area]

XFFFC000H to XFFFE7FFH

If executed using an address outside the above, the function instantly returns "ready". Output is undefined on a read, and the write operation is not performed on a write.

(2) Event detection function

By having a comparator (24-bit address setting) for match detection on-chip at a single point, this function outputs a match trigger (falling edge) to the NBD tool when the address match detection shown below is performed. The lower 2 bits are masked.

- Execution PC address match detection
- Internal RAM area address write timing match detection


[Detection range]

ROM: X000000H to X003FFFH RAM: XFFFC000H to XFFFE7FFH

Pin Name	I/O	Function Summary
CLK_DBG	Input	Serial clock input for debugging interface
SYNC	Input	Synchronization signal for debugging
AD0_DBG to AD3_DBG	I/O	Command data and RAM data I/O (4 bits)
TRIG_DBG	Output	Outputs trigger (falling edge) synchronized to timing of write to arbitrary specified RAM address or to timing of execution of instruction at specified address.

Table 12-1. NBD Block Dedicated Pin Summary

Figure 12-1. Image of NBD Space



12.2 NBD Function Register Map

Table 12-2 shows a map of the control registers of the NBD function. NBD space does not exist in the internal space of the CPU but exists independently as NBD space. Because of this, NBD space is space that cannot be read or written from within the CPU but can only be read or written from the NBD dedicated interface (refer to **Figure 12-1**).

Address	Register Name	Symbol	R/W	After Reset
000H	Chip ID register 0	TID0	R	4EH
001H	Chip ID register 1	TID1		01H
002H	Chip ID register 2	TID2		01H
800H	User event address setting register	EVTU_A0 to EVTU_A7	R/W	Undefined
801H		EVTU_A8 to EVTU_A15		Undefined
802H		EVTU_A16 to EVTU_A23		Undefined
803H		EVTU_A24 to EVTU_A27		Undefined
820H	User event condition setting register	EVTU_C0		Undefined

Table 12-2. NBD Space Map


Caution Since the V850E/IA1 NBD uses DMA that is on-chip in the V850E1 CPU core, settings for DMA are initialized after reset.

12.3 NBD Function Protocol

The basic protocol of the NBD function is shown below.

(1) Basic protocol





(2) Command packet

NBD Bus Line	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	aux3	aux2	aux1	aux0
2nd	SIZ1	SIZ0	R/W	I/T
3rd	A3	A2	A1	A0
4th	A7	A6	A5	A4
5th	A11	A10	A9	A8
6th	A15	A14	A13	A12
7th	A19	A18	A17	A16
8th	A23	A22	A21	A20
9th	D3	D2	D1	D0
10th	D7	D6	D5	D4
11th	D11	D10	D9	D8
12th	D15	D14	D13	D12
13th	D19	D18	D17	D16
14th	D23	D22	D21	D20
15th	D27	D26	D25	D24
16th	D31	D30	D29	D28

Caution Values are for command packet maximum setup.

• Access to NBD space

Access to target space

Address: 12 bits (A0 to A11) [Fixed] Data: 8 bits (D0 to D7) Address: 24 bits (A0 to A23) [Fixed] Data: 32 bits (D0 to D31)

(a) aux0 to aux3: Expansion bits

aux0	aux1	aux2	aux3	Remarks	
0	0	0	0	Fixed	
Other than 0000			For future expansion		

(b) I/T: Access address space mode specification

I/T	Remarks		
0	Specifies access to NBD space		
1	Specifies access to target space		

(c) R/W: Access mode specification from NBD tool

R/W	Remarks		
0	Read mode from NBD tool		
1	Write mode from NBD tool		

(d) SIZ0, SIZ1: Access data size specification

SIZ1	SIZ0	Target Space Access	NBD Space Access
0	0	8-bit length ^{Note 1}	8-bit length
0	1	16-bit length ^{Note 1}	Setting prohibited ^{Note 2}
1	0	32-bit length	
1	1	Setting prohibited ^{Note 2}	

Notes 1. Can be set only on a read.

If set on a write, RAM data will be destroyed.

2. A write is invalid and read data is undefined in cases where "Setting prohibited" is specified.

(3) Flag sense packet

NBD Bus Line	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	0	0	0	RFLG

RFLG 0: Not Ready

1: Ready

(4) Data packet

The data packet data size is the data size specified by SIZ1 and SIZ0 in a command packet (8, 16, or 32 bits).

NBD Bus Line	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	D3	D2	D1	D0
2nd	D7	D6	D5	D4
3rd	D11	D10	D9	D8
4th	D15	D14	D13	D12
5th	D19	D18	D17	D16
6th	D23	D22	D21	D20
7th	D27	D26	D25	D24
8th	D31	D30	D29	D28

12.4 NBD Function

12.4.1 RAM monitoring, accessing NBD space

The NBD function performs read and write operations on internal RAM data via DMA (direct memory access) for addresses in internal RAM. It also performs reading or writing to NBD space.

(1) RAM monitoring

The following are the commands for reading and writing to internal RAM areas from the NBD tool.

(a) Write command

The target address (real address of target: lower 24 bits) at which a write to internal RAM is to be made and the data are received from the NBD tool as a command packet. After receiving the command packet shown below from the NBD tool, a Ready command is output following write termination.

Command packets can be received once more from the NBD tool (after Ready command SYNC inactive confirmation).

ADn_DBG	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG	
1st	0	0	0	0	
2nd	SIZ1	SIZ0	1	1	
3rd to 8th	Target space write address specification (24 bits)				
9th to 16th	Write data (data specified by SIZ0 and SIZ1)				

Table 12-3.	Command Packet	(On a Write)
-------------	----------------	--------------

(b) Read command

The target address (real address of target: lower 24 bits) at which a read of internal RAM is to be made is received from the NBD tool as a command packet. After receiving the command packet from the NBD tool, a Ready command is output, SYNC is made inactive, and the data at the address specified by the command packet is transmitted to the NBD tool. The address (A27 to A24) during read is "1111".

Table 12-4.	Command	Packet	(On a	Read)
-------------	---------	--------	-------	-------

ADn_DBG	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	0	0	0	0
2nd	SIZ1	SIZ0	0	1
3rd to 8th	Target space re	ad address specif	ication (24 bits)	

Caution In read mode, the output data section from the NBD tool is deleted.

Table 12-5. Data Packet (On a Read)

ADn_DBG	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st to 8th	Target space re	ad data		

(2) Access to NBD space

The following are the commands for reading and writing NBD space from the NBD tool. For NBD space, an access address is 12-bit fixed-length and the access data is 8-bit fixed-length.

(a) Write command

The address (NBD space address: 12 bits) at which a write to NBD space is to be made and the data are received from the NBD tool as a command packet. After receiving the command packet shown in Table 12-6 from the NBD tool, a Ready command is output following write termination.

Command packets can be received once more from the NBD tool (after Ready command SYNC inactive confirmation).

ADn_DBG	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	0	0	0	0
2nd	0	0	1	0
3rd	A3	A2	A1	A0
4th	A7	A6	A5	A4
5th	A11	A10	A9	A8
6th	D3	D2	D1	D0
7th	D7	D6	D5	D4

Table 12-6. Command Packet (On a Write to NBD Space)

Caution An NBD space write address is 12-bit fixed-length. The write data is 8-bit fixed-length.

(b) Read command

The target address (real address of target: 12 bits) at which to read from internal RAM is received as a command packet from the NBD tool. After receiving the command packet from the NBD tool, a Ready command is output, SYNC is made inactive, and the data at the address specified by the command packet is transmitted to the NBD tool.

ADn_DBG	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	0	0	0	0
2nd	0	0	0	0
3rd	A3	A2	A1	A0
4th	A7	A6	A5	A4
5th	A11	A10	A9	A8

Table 12-7. Command Packet	(On a Read of NBD Space)
----------------------------	--------------------------

Caution An NBD space read address is 12-bit fixed-length.

In read mode, the output data section from the NBD tool is deleted.

Table 12-8.	Data	Packet
-------------	------	--------

ADn_DBG	AD3_DBG	AD2_DBG	AD1_DBG	AD0_DBG
1st	D3	D2	D1	D0
2nd	D7	D6	D5	D4

Caution Read data is 8-bit fixed-length.

12.4.2 Event detection function

By having a comparator (24-bit address setting) for match detection on-chip at a single point, this function detects match of the address setting registers shown below and outputs a match trigger (falling edge) to the NBD tool. Event trigger output is low active and during the active period it is output synchronous with the system clock of the target CPU. The active width is one cycle of the internal system clock of the CPU.

(1) Event detection conditions

• Execution PC address match


Match detection range for timing of a write to a set address in the internal RAM area XFFFC000H to XFFFE7FFH

(2) Event detection function control register

 (a) N	IBD e	vent	t conditio	n setting	g register	(EVTU_C)				
	7		6	5	4	3	2	1	0	NBD space address	Initial value
U_C7 to VTU C0	0		0	0	0	0	0	0	PCU/DTU	820H	Undefined
Bit posi	ition		Bit name				F	unction			
0		PC	CU/DTU	0: 1	s an execu nternal RAI Execution P	M access e	vent is in v		event.		
				Note		TU_C regis when writir				M area, an event	also

(b) NBD event address register (EVTU_A)


The EVTU_A register sets the value of the address that is the subject of the event.



12.4.3 Chip ID registers (TID0 to TID2)

The chip ID registers are stored in NBD spaces 000H to 002H. By reading the ID codes in the chip ID registers from the NBD tool in NBD mode, the semiconductor manufacturer, CPU code, and specific product type can be identified. The chip ID registers have fixed values for each product.

The chip ID registers (TID0 to TID2) are read-only registers.



12.5 Control Registers

(1) RAM access data buffer register L (NBDL)

NBDL register operates as buffer between DMA and the NBD tool when reading or writing RAM via DMA from the NBD tool.

NBDL register can be read/written in 16-bit units.

When the higher 8 bits of the NBDL register are used as the NBDLU register, and the lower 8 bits are used as the NBDLL register, they can be read/written in 8-bit units.

NBDL	15 D15	14 D14	13 D13	12 D12	11 D11	10 D10	-	8 D8	7 D7	-	-	4 D4	3 D3	2 D2	1 D1	0 D0	Address FFFFFA60H	Initial value 0000H
Cautic		sej rea	parat ad.	te re	giste	ers ar	e us	ed w	/hen	read	ding	and	wher	n wri	ting	and	read or write, values writter cess of RAM.	n cannot be
Remai		egiste CPU)								tool (can t	be rea	ad b <u>i</u>	y DN	1A (C	CPU)	and values w	rritten by DMA

(2) RAM access data buffer register H (NBDH)

NBDH register operates as buffer between DMA and the NBD tool when reading or writing RAM via DMA from the NBD tool.


NBDH register can be read/written in 16-bit units.

When the higher 8 bits of the NBDH register are used as the NBDHU register, and the lower 8 bits are used as the NBDHL register, they can be read/written in 8-bit units.

NBDH	15 D31	14 D30		12 D28	11 D27	-	-	-		-	-	4 D20	-			0 D16	Address FFFFFA62H	Initial value 0000H
Caution		sep rea	parat nd.	e reg	giste	rs ar	e us	ed w	hen	read	ling	and v	when	n writ	ing	and v	ead or write values writter cess of RAM.	n cannot be
Remark		egiste PU)								ool c	an t	e rea	ad by	y DN	A (C	CPU)	and values w	ritten by DMA

(3) DMA source address setting register SL (NBDMSL)

NBDMSL register specifies a DMA source address. It can be written from the NBD tool and read by DMA (CPU). It can be read-only, in 16-bit units.



(4) DMA source address setting register SH (NBDMSH)


NBDMSH register specifies a DMA source address. It can be written from the NBD tool and read by DMA (CPU). It can be read-only, in 16-bit units.

Bit p	osition	Bit	name							Func	tion				
	15	IR Shows read or write status when NBD accesses internal RAM of the V850E/IA1. 0: NBD is write accessing RAM 1: NBD is read accessing RAM													

 When writing RAM using the NBD tool, the NBDL register value can be read from the NBDMSH register by DMA (CPU).

(5) DMA destination address setting register DL (NBDMDL)

NBDMDL register specifies a DMA destination address. It can be written from the NBD tool and read by DMA (CPU). It can be read-only, in 16-bit units.



(6) DMA destination address setting register DH (NBDMDH)

NBDMDH register specifies a DMA destination address. It can be written from the NBD tool and read by DMA (CPU). It can be read-only, in 16-bit units.

15 IBDMDH IR	14 13 0 0		11 10 AD27 AD26	9 8 AD25 AD2		-	-	4 AD20	-	2 AD18		-	Address FFFFFA6AH	Initial valu Undefine
									_					
Bit position	Bi	t name							Func	tion				
15	IR		0:	NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NBD is NB	ead ac	cessin	g RA	М		5565	inter	nai RA	M of the V850	=/IAT.
							0					4 NI	BD tool can b	

12.6 Restrictions on NBD

12.6.1 General restrictions

- (1) CLK_DBG operates at less than half the speed of the internal system clock (fxx) and is 12.5 MHz maximum.
- (2) If a command packet is sent during a reset period, "ready" is not returned afterwards. Reset again.

12.6.2 Restrictions related to read or write of RAM by NBD

- (1) Initialize DMA in user software.
- Writes to RAM are 32-bit fixed-length only.
 On a read-only, RAM can be accessed in 32-, 16-, or 8-bit units.
 On a read/write, RAM can be accessed in 32-bit units.
- (3) NBD does not function from during a reset until DMA initialization after the reset finishes. If a read or write of RAM is performed in this interval, NBD does not return "ready" afterwards. Reset again.

12.6.3 Restrictions related to NBD event trigger function

- (1) If a ROM execution address event trigger is set to the address after a branch instruction, an event is generated due to pipeline processing even if it is not executed. The trigger must be set to an address at least 32 bits × 3 words after a branch instruction.
- (2) Since an event trigger is cleared by a reset, it must be set again after a reset.
- (3) Unless there is a ROM fetch, a trigger occurs even on a read.
- (4) ROM address match functions only for internal ROM. The lower 2 bits are masked. RAM address match functions only for internal RAM. The lower 2 bits are masked.

Caution ROM and RAM address match cannot be used in the in-circuit emulator.

12.6.4 How to detect termination of DMA initialization via NBD tool

Set an event trigger using a RAM write and send a write command from NBD to the relevant address. If an event trigger occurs at this time, DMA initialization has terminated.

12.7 Initialization Required for DMA (2 Channels)

- (1) The DMA initialization in a setting change request must be performed by user software.
- (2) Assign DMA two channels in NBD.At this time, assign an NBDAD interrupt to a higher priority channel than an NBDREW interrupt.
- (3) Initialize registers of the channel to which the NBDAD interrupt is assigned. Set contents so that the contents of NBDMSL/NDBMSH and NBDMDL/NBDMDH (read-only SFR) transfer to DMA source address registers nL and nH (DSAnL, DSAnH)^{Note} and DMA destination address registers nL and nH (DDAnL, DDAnH)^{Note} of the DMA channel assigned to the NBDREW interrupt in 16 bits × 4 blocks (n = 0 to 3).

Note DMA registers are 16-bit access only.

- (4) Set DMA addressing control register n (DADCn) of the DMA channel assigned to the NBDREW interrupt for 32-bit transfer (bit transfer settings of 8 bits × 4, 16 bits × 2, and 32 bits × 1^{Note}) (n = 0 to 3). In addition, set the counter direction of the DMA transfer source address and DMA transfer destination address to increment mode (SADm bit of DADCn register = 0, DADm bit = 0 (m = 0,1)) (since DMA judges data transfer terminated on reading or writing the uppermost 8 bits).
 - Note Bits that can be manipulated on 8 bits × 4, 16 bits × 2, and 32 bits × 1 bit transfer are shown below.
 8 bits × 4: 32-, 16-, or 8-bit read is possible.
 16 bits × 2: 16- or 8-bit read is possible.
 32 bits × 1: 32-bit read is possible. This is the highest read speed.
 Settings other than the above are prohibited. Moreover, make the setting 32 bits × 1 when reading or writing RAM.

Caution In DMA initialization, set the DMA request selection last.

Examples of DMA initialization on 32-bit transfer, 16-bit transfer, and 8-bit transfer are shown below.

(a) Example of 32-bit transfer DMA initialization

	DMA INIT	IAL	
	mov	0x0000FA64 ,	r24 DMACH0 Source Address
	st.h	r24 , DSAL0[r0]	
	mov	0x00000FFF ,	r24 DMACH0 Source Address
	st.h	r24 , DSAH0[r0]	
	mov	0x0000F088 ,	r24 DMACH0 Destination Address
	st.h	r24 , DDAL0[r0]	
	mov	0x00000FFF ,	r24 DMACH0 Destination Address
	st.h	r24 , DDAH0[r0]	
	mov	0x0000400c ,	r24 DMACHO Block MODE 16Bit MODE
	st.h	r24 , DADC0[r0]	
	mov	0x0000800c ,	r24 DMACH1 Block MODE 32Bit MODE
	st.h	r24 , DADC1[r0]	
	mov	0x0000003 ,	r24 DMACHO Block MODE 16Bit*4
	st.h	r24 , DBC0[r0]	
	mov	0x00000000 ,	r24 DMACH1 Block MODE 32Bit*1
	st.h	r24 , DBC1[r0]	
	mov	0x0000009 ,	r24 DMACH0&1 DMA ready
	st.b	r24 , DCHC0[r0]	
	st.b	r24 , DCHC1[r0]	
	mov	0x0000035 ,	r24 DMACH0 Trigger
	st.b	r24 , DTFR0[r0]	
	mov	0x0000036 ,	r24 DMACH1 Trigger
	st.b	r24 , DTFR1[r0]	
L			

Γ

(b) Example of 16-bit transfer DMA initialization

DMA INI	FIAL	
mov	0x0000FA64 ,	r24 DMACHO Source Address
	r24 , DSAL0[r0]	
		r24 DMACHO Source Address
	r24 , DSAH0[r0]	
		r24 DMACH0 Destination Address
	r24 , DDAL0[r0]	
		r24 DMACH0 Destination Address
	r24 , DDAH0[r0]	
		r24 DMACHO Block MODE 16Bit MODE
	r24 , DADC0[r0]	
		r24 DMACH1 Block MODE 16Bit MODE -
	r24 , DADC1[r0]	
		r24 DMACH0 Block MODE 16Bit*4
	r24 , DBC0[r0]	
		r24 DMACH1 Block MODE 16Bit*2
	r24 , DBC1[r0]	
		r24 DMACH0&1 DMA ready
	r24 , DCHC0[r0]	201 Sectional Sur Foldy
	r24 , DCHC1[r0]	
		r24 DMACH0 Trigger
	r24 , DTFR0[r0]	ittgget
		r24 DMACH1 Trigger
	r24 , DTFR1[r0]	ittggot
50.0	121 , Dirit[10]	

(c) Example of 8-bit transfer DMA initialization

-	- DMA INII	'IAL	
	mov	0x0000FA64 ,	r24 DMACHO Source Address
	st.h	r24 , DSAL0[r0]	
	mov	0x00000FFF ,	r24 DMACHO Source Address
	st.h	r24 , DSAH0[r0]	
	mov	0x0000F088 ,	r24 DMACH0 Destination Address
	st.h	r24 , DDAL0[r0]	
	mov	0x00000FFF ,	r24 DMACH0 Destination Address
	st.h	r24 , DDAH0[r0]	
	mov	0x0000400c ,	r24 DMACHO Block MODE 16Bit MODE
	st.h	r24 , DADC0[r0]	
	mov	0x000000c ,	r24 DMACH1 Block MODE 8Bit MODE -
	st.h	r24 , DADC1[r0]	
	mov	0x0000003 ,	r24 DMACHO Block MODE 16Bit*4
	st.h	r24 , DBC0[r0]	
	mov	0x0000003 ,	r24 DMACH1 Block MODE 8Bit*4
	st.h	r24 , DBC1[r0]	
	mov	0x0000009 ,	r24 DMACH0&1 DMA ready
	st.b	r24 , DCHC0[r0]	
	st.b	r24 , DCHC1[r0]	
	mov	0x0000035 ,	r24 DMACHO Trigger
	st.b	r24 , DTFR0[r0]	
	mov	0x0000036 ,	r24 DMACH1 Trigger
	st.b	r24 , DTFR1[r0]	

CHAPTER 13 A/D CONVERTER

13.1 Features

- Two 10-bit resolution on-chip A/D converters (A/D converter 0 and 1) Simultaneous sampling by two circuits is possible.
- Analog input: 8 channels per circuit
- On-chip A/D conversion result registers 0n, 1n (ADCR0n, ADCR1n) 10 bits × 8 registers × 2
- A/D conversion trigger mode
 A/D trigger mode
 A/D trigger polling mode
 Timer trigger mode
 External trigger mode
- Successive approximation technique
- Voltage detection mode

Remark n = 0 to 7

13.2 Configuration

A/D converters 0 and 1, which employ a successive approximation technique, perform A/D conversion operation using A/D scan mode registers 00, 01, 10, and 11 (ADSCM00, ADSCM01, ADSCM10, and ADSCM11) and registers ADCR0n and ADCR1n (n = 0 to 7).

(1) Input circuit

The input circuit selects an analog input (ANI0n or ANI1n) according to the mode set in the ADSCM00 or ADSCM10 register and sends it to the sample and hold circuit (n = 0 to 7).

(2) Sample and hold circuit

The sample and hold circuit individually samples analog inputs sent sequentially from the input circuit and sends them to the comparator. It holds sampled analog inputs during A/D conversion.

(3) Voltage comparator

The voltage comparator compares the analog input voltage that was input with the output voltage of the D/A converter.

(4) D/A converter

The D/A converter is used to generate a voltage that matches an analog input. The output voltage of the D/A converter is controlled by the successive approximation register (SAR).

(5) Successive approximation register (SAR)

The SAR is a 10-bit register that controls the output value of the D/A converter for comparing with an analog input voltage value. When an A/D conversion terminates, the current contents of the SAR (conversion result) are stored in an A/D conversion result register (ADCR0n, ADCR1n) (n = 0 to 7). When all specified A/D conversions terminate, there also is an A/D conversion termination interrupt (INTAD0, INTAD1).

(6) A/D conversion result registers 0n, 1n (ADCR0n, ADCR1n)

ADCR0n and ADCR1n are 10-bit registers that hold A/D conversion results (n = 0 to 7). Whenever an A/D conversion terminates, the conversion result from the successive approximation register (SAR) is loaded. $\overrightarrow{\text{RESET}}$ input sets these registers to 0000H.

(7) Controller

The controller selects an analog input, generates sample and hold circuit operation timing, controls conversion triggers, and specifies the conversion operation time according to the mode set in the ADSCMn0 or ADSCMn1 register (n = 0, 1).

(8) ANI0n, ANI1n pins (n = 0 to 7)

The ANI0n and ANI1n pins are the 8-channel (total of 16 channels for two circuits) analog input pins to A/D converters 0 and 1. They input analog signals to be A/D converted.

Caution Use input voltages to ANI0n and ANI1n that are within the range of the ratings. In particular, if a voltage (including noise) higher than AV_{DD} or lower than AV_{SS} (even one within the range of absolute maximum ratings) is input, the conversion value of that channel is invalid, and the conversion values of other channels also may be affected.

(9) AVREF0, AVREF1 pins

The AV_{REF0} and AV_{REF1} pins are used to input reference voltages to A/D converters 0 and 1. A signal input to the ANI0n or ANI1n pin is converted to a digital signal based on the voltage applied between AV_{REF0} and AV_{SS} or between AV_{REF1} and AV_{SS} (n = 0 to 7).

Caution If not using the AVREF0 or AVREF1 pin, connect it to VSS5.

(10) AVss pin

The AVss pin is the ground voltage pin of A/D converters 0 and 1. Even if not using A/D converters 0 and 1, always make this pin have the same potential as the Vsss pin.

(11) AVDD pin

The AV_{DD} pin is the analog power supply pin of A/D converters 0 and 1. Even if not using A/D converters 0 and 1, always make this pin have the same potential as the V_{DD5} pin.





Figure 13-1. Block Diagram of A/D Converter 0 or 1

Cautions 1. Noise at an analog input pin (ANI0n, ANI1n) or reference voltage input pin (AVREF0, AVREF1) may give rise to an invalid conversion result.

Software processing is needed in order to prevent this invalid conversion result from adversely affecting the system.

The following are examples of software processing.

- Use the average value of the results of multiple A/D conversions as the A/D conversion result.
- Perform A/D conversion multiple consecutive times and use conversion results with the exception of any abnormal conversion results that are obtained.
- If an A/D conversion result from which it is judged that an abnormality occurred in the system is obtained, do not perform abnormality processing at once but perform it upon reconfirming the occurrence of an abnormality.
- 2. Be sure that voltages outside the range [AVss to AVREF0, AVss to AVREF1] are not applied to pins being used as A/D converter 0 and 1 input pins.





13.3 Control Registers

(1) A/D scan mode registers 00 and 10 (ADSCM00, ADSCM10)

The ADSCMn0 registers are 16-bit registers that select analog input pins, specify operation modes, and control conversion operation.

The ADSCMn0 register can be read/written in 16-bit units.

When the higher 8 bits of the ADSCMn0 register are used as the ADSCMn0H register, and the lower 8 bits are used as the ADSCMn0L register, they can be read/written in 8-bit or 1-bit units.

However, writing to an ADSCMn0 register during A/D conversion operation initializes conversion operation and starts the conversion over from the beginning. At this time, overwrite the ADSCMn0 register with the same value. If writing a different value, be sure to clear the ADCEn bit to 0 first before overwriting.

Caution Before changing the trigger mode by using the ADPLMn and TRG2 to TRG0 bits, clear the ADCEn bit to 0 (n = 0 or 1). The operation is not guaranteed if the trigger mode is changed and the ADCEn bit is cleared at the same time (by the same instruction). Be sure to access the register twice.

SCMOO ADCEO	<14> 13 <12 ADCS0 0 ADN	2><11> 10 //S0 ADPLM0 TRG2	9 8 TRG1 TRG0 S	7 6 SANI3 SANI2 S	5 4 ANI1 SANI0 A	3 2 NIS3 ANIS2	1 O ANIS1 ANIS0	Address FFFFF200H	Initial val 0000H					
<15> SCM10 ADCE1	<14> 13 <12 ADCS1 0 ADM	2> <11> 10 /IS1 ADPLM1 TRG2	9 8 TRG1 TRG0 S	7 6 GANI3 SANI2 S	5 4 Anii Sanio A	3 2 NIS3 ANIS2	1 O ANISI ANISO	Address FFFFF240H	Initial val 0000H					
Bit position	Bit name				Fun	ction								
15	ADCEn	0: Disable	Specifies enabling or disabling A/D conversion. 0: Disable 1: Enable											
14 ADCSn		0: Stoppe 1: Operat The ADCSr conversion,	Shows status of A/D converter 0 or 1. This bit is read-only. 0: Stopped 1: Operating The ADCSn bit is "0" for the duration of 6 × fxx/2 immediately after the start of A/D conversion, and is then set to "1". In the scan mode, this operation is performed each time the analog input pin to be A/D converted is switched.											
12	ADMSn	Specifies operation mode of A/D converter 0 or 1. 0: Scan mode 1: Select mode												
		ADPLMn: S	ADPLMn: Specifies polling mode. TRG2 to TRG0: Specifies trigger mode.											
11 to 8	ADPLMn, TRG2 to TRG0	TRG2 to TR												
11 to 8	TRG2 to	TRG2 to TR	TRG2	TRG1	TRG0		Trigo	ger mode						
11 to 8	TRG2 to		-	TRG1 0		A/D trig	Trigo ger mode	ger mode						
11 to 8	TRG2 to	ADPLMn	TRG2		TRG0	-								
11 to 8	TRG2 to	ADPLMn 0	TRG2	0	TRG0 0	Timer ti	ger mode	9						
11 to 8	TRG2 to	ADPLMn 0 0	TRG2 0 0	0	TRG0 0 1	Timer ti Externa	ger mode rigger mode	e ode						

(2/2)

7 to 4	SANI3 to SANI0	Specifies co These bits		-		scan mode.	
		SANI3	SANI2	SANI1	SANI0	Scan start a	nalog input pin
		0	0	0	0	ANIn0	
		0	0	0	1	ANIn1	
		0	0	1	0	ANIn2	
		0	0	1	1	ANIn3	
		0	1	0	0	ANIn4	
		0	1	0	1	ANIn5	
		0	1	1	0	ANIn6	
		0	1	1	1	ANIn7	
		Other that	n above			Setting prohibited	
3 to 0	ANIS3 to ANIS0	Specifies a	conver bits AN	rsion term	NISO. t mode.	nalog input pin ni	bin number than umber that is set
3 to 0	ANIS3 to ANIS0	In scan mo	conver bits AN nalog input de, specifies	pin in selec	IISO. t mode. n terminatio	=	
3 to 0			conver bits AN	rsion term	NISO. t mode.	nalog input pin ni	
3 to 0		In scan mo	conver bits AN nalog input de, specifies	pin in selec	IISO. t mode. n terminatio	nalog input pin nu	umber that is set
3 to 0		In scan mod	conver bits AN nalog input de, specifies	pin in selec s conversio	t mode. n terminatic ANIS0	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1	In scan mode
3 to 0		In scan mod	conver bits AN nalog input de, specifies ANIS2 0	pin in selec s conversio	t mode. n terminatic ANIS0 0	nalog input pin nu on analog input pin. In select mode ANIn0	In scan mode
3 to 0		In scan mod	conver bits AN nalog input de, specifies ANIS2 0 0	rsion term NIS3 to AN pin in selec s conversion ANIS1 0 0	t mode. n terminatio ANISO 0 1	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1	In scan mode ANIn0 SANI → ANIn1
3 to 0		In scan mod	conver bits AN nalog input de, specifies ANIS2 0 0 0	rsion term NIS3 to AN pin in selec s conversio ANIS1 0 0 1	t mode. n terminatic ANISO 0 1 0	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1 ANIn2	In scan mode ANIn0 SANI → ANIn1 SANI → ANIn2
3 to 0		In scan mod	conver bits AN nalog input de, specifies ANIS2 0 0 0 0 0	rsion term NIS3 to AN pin in selec s conversio ANIS1 0 0 1 1	t mode. n termination ANISO 0 1 0 1	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn3	In scan mode ANIn0 SANI → ANIn1 SANI → ANIn2 SANI → ANIn3
3 to 0		In scan mod	Converbits AN bits AN nalog input de, specifies ANIS2 0 0 0 0 0 0 1	rsion term NIS3 to AN pin in selec s conversion ANIS1 0 0 1 1 1 0	t mode. n termination ANISO 0 1 0 1 0 1 0	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn2 ANIn3 ANIn4	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2 SANI \rightarrow ANIn3 SANI \rightarrow ANIn4
3 to 0		In scan mod	conver bits AN nalog input de, specifies ANIS2 0 0 0 0 0 0 1 1	rsion term NIS3 to AN pin in selec s conversio ANIS1 0 0 1 1 1 0 0	t mode. n termination ANISO 0 1 0 1 0 1 0 1	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn3 ANIn3 ANIn4 ANIn5	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2 SANI \rightarrow ANIn3 SANI \rightarrow ANIn4 SANI \rightarrow ANIn5
3 to 0		In scan mod ANIS3 0 0 0 0 0 0 0 0 0 0	Converbits AN halog input de, specifies ANIS2 0 0 0 0 0 0 1 1 1 1 1	rsion term NIS3 to AN pin in selec s conversio ANIS1 0 0 1 1 0 0 1 1 0 0 1	t mode. n termination ANISO 0 1 0 1 0 1 0 1 0	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn3 ANIn3 ANIn4 ANIn5 ANIn6	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2 SANI \rightarrow ANIn3 SANI \rightarrow ANIn3 SANI \rightarrow ANIn4 SANI \rightarrow ANIn5 SANI \rightarrow ANIn6
3 to 0		In scan mod ANIS3 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Conver bits AN nalog input de, specifies ANIS2 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1 1 1 1	rsion term NIS3 to AN pin in selec s conversion ANIS1 0 0 1 1 0 0 1 1 1 0 0 1 1 1	t mode. n termination ANISO 0 1 0 1 0 1 0 1 0	nalog input pin nu on analog input pin. In select mode ANIn0 ANIn1 ANIn2 ANIn3 ANIn4 ANIn5 ANIn5 ANIn6 ANIn7	In scan mode ANIn0 SANI \rightarrow ANIn1 SANI \rightarrow ANIn2 SANI \rightarrow ANIn3 SANI \rightarrow ANIn3 SANI \rightarrow ANIn4 SANI \rightarrow ANIn5 SANI \rightarrow ANIn6

(2) A/D scan mode registers 01 and 11 (ADSCM01, ADSCM11)

The ADSCMn1 registers are 16-bit registers that set the conversion time of the A/D converter. The ADSCMn1 register can be read/written in 16-bit units.

When the higher 8 bits of the ADSCMn1 register are used as the ADSCMn1H register, and the lower 8 bits are used as the ADSCMn1L register, the ADSCMn1H register can be read/written in 8-bit or 1-bit units, and the ADSCMn1L register is read-only, in 8-bit units.

Caution Do not write to the ADSCMn1 registers during A/D conversion operation. If a write is performed, conversion operation is suspended and subsequently terminates.

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Addre	ess	Initial value
ADSCM01 0	0	0	0	0	FR2	FR1	FR0	0	0	0	0	0	0	0	0	FFFFF2	202H	0000H
15 ADSCM11 0	14 0	13 0	12 0	11 0	10 FR2	9 FR1	8 FR0	7 0	6 0	5 0	4	3 0	2 0	1 0	0	Addre FFFF2		Initial value 0000H
Bit position	Bit	nam	е		Function													
10 to 8	FR2 FR0			Spec	ifies c	onve	rsion ti	me.				I						
				FR	2 F	R1	FR0	Co	nvers	ion C	locks			Cor	versio	on time (μ	S) ^{Note}	
												fxx	= 50 I	MHz	fxx =	40 MHz	fxx =	33 MHz
				0		0	0		3	344			6.88			8.60		-
				0		0	1		2	248			-			6.20	7	7.51
				0		1	0			176			-			-	5	5.33
				0		1	1			128			-			-		-
				1		0	0			104			-			-		-
				1		0	1			80			-			-		-
				1		1	0			56			-			-		-
				1		1	1	Se	etting	prohi	bited		-			_		-
					Sar t ion	mplino Be su	ne time g time = ure to s version	= (Co secu	onver: re th	sion c e cor	locks versi	– 8)/ on ti	6 × fx: me w	× ithin		n. ge of 5 to	10 <i>µ</i> s	
				Rem	nark	fxx: I	nternal	syst	em c	lock								
L																		

(3) A/D voltage detection mode registers 0 and 1 (ADETM0, ADETM1)

The ADETMn registers are 16-bit registers that set voltage detection mode. In voltage detection mode, the analog input pin for which voltage detection is being performed and a reference voltage value are compared and an interrupt is set in response to the comparison result.

The ADETMn register can be read/written in 16-bit units.

When the higher 8 bits of the ADETMn register are used as the ADETMnH register, and the lower 8 bits are used as the ADETMnL register, they can be read/written in 8-bit or 1-bit units.

Caution Do not write to an ADETMn register during A/D conversion operation. If a write is performed, conversion is suspended and it subsequently terminates.

		<14>		12		10 DET	9 DET	8 DET	7 DET	6 DET	5 DET	4 DET	3 DET	2 DET	1 ד=ח		Address FFFFF204H	Initial valu 0000H
DETM0																1CMP0	FFFFF204II	000011
	ENU	LHU	AINIS	AINIZ		ANIU	CIVIF9	CIVIFO		CIVIFO	UNIP 0		CIVIFS	GIVIP2	CIVIP			
	<15>	<14>	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial valu
							-		_	DET							FFFFF244H	0000H
DETM1										CMP6								
Bit pos	sition	Bit	t nam	e								Fu	unctio	n				
15	;	ADE	ETEN	n			-			mode	Э.							
					0: Operate in normal mode 1: Operate in voltage detection mode													
14 ADETLHn				n	Sets voltage comparison detection. 0: Generate INTDETn interrupt if reference voltage value > analog input pin voltage.													
14 ADETLHN				0:	Gene	rate IN	NTDE	Tn in	terrup	t if re			•			0 1 1	0	
														Ū			alog input pin vo	0
13 to	10	DET to	TANI	3			•	• •		•				volta	age v	alue se	et by DETCMPS	9 to
			TANI	С	DETCMP0 when in voltage detection mode.													
					DE	TANI	B DE	TANI	2 [DETA	NI1	DET	ANI0	١	/olta	ge dete	ection analog in	put pin
						0		0		0		()	٨N	lln0			
						0		0		0			1	٨N	lln1			
						0		0		1		()	٨N	lln2			
						0		0		1			1	٨N	lln3			
						0		1		0		()	٨N	lln4			
						0		1		0			1	٨N	lln5			
						0		1	\uparrow	1		()	٨N	lln6			
						0		1		1			1	AN	lln7			
						1		×		×		>	<	Se	tting	prohib	ited	
								·Δrh	itrar	ý	_			<u> </u>	5	-		
					R	emai	'K ×											
9 to	0		TCMF	- 9	Sets	refere				ue to c	omp	are w	ith an	alog	input	pin se	lected in DETA	NI3 to
9 to	0	to	ТСМЕ	_	Sets					ue to c	ompa	are w	ith an	alog	input	pin se	lected in DETA	NI3 to

(4) A/D conversion result registers 00 to 07 and 10 to 17 (ADCR00 to ADCR07, ADCR10 to ADCR17)

The ADCR0n and ADCR1n registers are 10-bit registers that hold the results of A/D conversions (n = 0 to 7). One A/D converter is equipped with eight 10-bit registers for 8 channels, and A/D converters 0 and 1 together have sixteen 10-bit registers.

These registers are read-only, in 16-bit units.

When reading 10 bits of data of an A/D conversion result from an ADCR0n or ADCR1n register, only the lower 10 bits are valid and the higher 6 bits are always read as 0.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
ADCR0n	0	0	0	0	0	0	ADCRn9	ADCRn8	ADCRn7	ADCRn6	ADCRn5	ADCRn4	ADCRn3	ADCRn2	ADCRn1	ADCRn0	See Table 13-1	0000H
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	Address	Initial value
																	See Table 13-2	0000H

Table 13-1. Correspondence Between ADCR0n (n = 0 to 7) Register Names and Addresses

Register Name	Address
ADCR00	FFFF210H
ADCR01	FFFFF212H
ADCR02	FFFFF214H
ADCR03	FFFFF216H
ADCR04	FFFFF218H
ADCR05	FFFF21AH
ADCR06	FFFFF21CH
ADCR07	FFFFF21EH

Table 13-2. Correspondence Between ADCR1n (n = 0 to 7) Register Names and Addresses

Register Name	Address
ADCR10	FFFF250H
ADCR11	FFFF252H
ADCR12	FFFF254H
ADCR13	FFFF256H
ADCR14	FFFF258H
ADCR15	FFFF25AH
ADCR16	FFFF25CH
ADCR17	FFFF25EH

The correspondence between each analog input pin and the ADCR0n and ADCR1n registers is shown below.

A/D Converter	Analog Input Pin	A/D Conversion Result Register
A/D converter 0	ANI00	ADCR00
	ANI01	ADCR01
	ANI02	ADCR02
	ANI03	ADCR03
	ANI04	ADCR04
	ANI05	ADCR05
	ANI06	ADCR06
	ANI07	ADCR07
A/D converter 1	ANI10	ADCR10
	ANI11	ADCR11
	ANI12	ADCR12
	ANI13	ADCR13
	ANI14	ADCR14
	ANI15	ADCR15
	ANI16	ADCR16
	ANI17	ADCR17

Table 13-3. Correspondence Between Each Analog Input Pin and ADCR0n and ADCR1n Registers

The relationship between the analog voltage input to an analog input pin (ANI0n or ANI1n) and the value of the A/D conversion result register (ADCR0n or ADCR1n) is as follows (n = 0 to 7):

$$ADCR = INT \left(\frac{V_{IN}}{AV_{REF}} \times 1,024 + 0.5 \right)$$

Or,

$$(ADCR - 0.5) \times \frac{AV_{REF}}{1,024} \le V_{IN} < (ADCR + 0.5) \times \frac{AV_{REF}}{1,024}$$

INT (): Function that returns integer of value in ()


VIN: Analog input voltage

AVREF: AVREF0 or AVREF1 pin voltage

ADCR: Value of A/D conversion result register (ADCR0n or ADCR1n)

Figure 13-3 illustrates the relationship between the analog input voltages and A/D conversion results.





(5) A/D internal trigger selection register (ITRG0)

The ITRG0 register is the register that switches the trigger source in timer trigger mode. The timer trigger source of A/D converters 0 and 1 can be set using the ITRG0 register. This register can be read/written in 8-bit or 1-bit units.

Bit name ITRG22 to ITRG20	ITRG21 Sets timer ITRG22 0 0				Function		FFFF280H	00H									
ITRG22 to	ITRG22 0	2 ITRG2				1											
	ITRG22 0	2 ITRG2			er 1.												
	0		1 ITR	G20 I	Sets timer trigger source of A/D converter 1.												
		0		520 1	ITRG10	Tr	igger Source										
	0		>	<	0	Select INTCM	1003										
		0	>	<	1	Select INTCM	1013										
	0	1	()	×	Select INTTM	00										
	0	1	1		×	Select INTTM	01										
	1	×	()	0	Select INTCM	1003 and INTTN	100									
	1	×	()	1	Select INTCM	100										
	1	×	Select INTCM	1003 and INTTN	101												
	1	×	1	I	1	Select INTCM	1013 and INTTN	101									
	Rema	rk ×: Art	oitrary														
ITRG12 to ITRG10	Specifies	timer trigge	source c	of A/D cor	nverter 0.												
	ITRG12	ITRG1	1 ITR	G20 l'	ITRG10	Tr	igger Source										
	0	0	>	<	0	Select INTCM	1003										
	0	0	>	<	1	Select INTCM	1013										
	0	1	()	×	Select INTTM	00										
	0	1	1		×	Select INTTM	01										
	1	×	()	0	Select INTCM	1003 and INTTN	100									
	1	×	()	1	Select INTCM	1013 and INTTN	100									
	1	×	1		0	Select INTCM	1003 and INTTN	101									
	1	×	1		1	Select INTCM	1013 and INTTN	101									
		1 1 1 Rema ITRG12 to ITRG10 ITRG12 0 0 0 0 0 1 1 1 1 1 1 1 1 1 1 1	1 × 1 × 1 × Remark ×: Arb ITRG12 to ITRG10 Specifies timer trigger ITRG12 ITRG1 0 0 0 0 0 1 0 1 1 × 1 × 1 × 1 × 1 × 1 ×	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$	1 \times 10Select INTCM1 \times 11Select INTCM1 \times 11Select INTCMRemark \times : ArbitraryITRG12 to ITRG10ITRG12ITRG11ITRG20ITRG10ITRG100 \times 0Select INTCM00 \times 0Select INTCM00 \times 1Select INTCM010 \times Select INTCM011 \times Select INTCM1 \times 01Select INTCM1 \times 10Select INTCM1 \times 10Select INTCM1 \times 10Select INTCM1 \times 11Select INTCM1 \times 10Select INTCM1 \times 11Select INTCM	$\begin{array}{ c c c c c c c c c c c c c c c c c c c$									

13.4 Interrupt Requests

A/D converters 0 and 1 generate two kinds of interrupts.

- A/D conversion termination interrupts (INTAD0, INTAD1)
- Voltage detection interrupts (INTDET0, INTDET1)

(1) A/D conversion termination interrupts (INTAD0, INTAD1)

In A/D conversion enabled status, an A/D conversion termination interrupt is generated when a specified number of A/D conversions have terminated.

A/D Converter	A/D Conversion Termination Interrupt Signal
0	Generate INTAD0
1	Generate INTAD1

(2) Voltage detection interrupts (INTDET0, INTDET1)

In voltage detection mode (ADETEN0 or ADETEN1 bit of ADETM0 or ADETM1 = 1), the value of the ADCR0n or ADCR1n register of the relevant analog input pin is compared to the reference voltage set in the DETCMP9 to DETCMP0 bits of the ADETM0 or ADETM1 register and a voltage detection interrupt is generated in response to the value of the ADETLH0 or ADETLH1 bit of the ADETM0 or ADETM1 register (n = 0 to 7).

A/D Converter	Voltage Detection Interrupt Signal
0	Generate INTDET0
1	Generate INTDET1

13.5 A/D Converter Operation

13.5.1 A/D converter basic operation

A/D conversion is performed using the following procedure.

- (1) Set the analog input selection and the operation mode and trigger mode specifications using the ADSCM00 or ADSCM10 register^{Note 1}. Setting (1) the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register when in A/D trigger mode or A/D trigger polling mode starts A/D conversion. In timer trigger mode or external trigger mode, the status becomes trigger standby^{Note 2}.
- (2) When A/D conversion starts, compare the analog input to the voltage generated by the D/A converter.
- (3) When 10-bit comparison terminates, store the conversion result in the ADCR0n or ADCR1n register. When the specified number of A/D conversions have terminated, generate an A/D conversion termination interrupt (INTAD0, INTAD1) (n = 0 to 7).
- **Notes 1.** If the ADSCM00 or ADSCM10 register is overwritten with the same value during A/D conversion, the A/D conversion operation preceding the overwrite stops and the conversion result is not stored in the ADCR0n or ADCR1n register. The conversion operation is initialized and conversion starts from the beginning.
 - 2. In timer trigger mode or external trigger mode, there is a transition to trigger standby status when the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is set to 1. A/D conversion operation is activated by a trigger signal and there is a return to trigger standby status when A/D conversion operation terminates.

The timer trigger is selected by the ITRG0 register.

13.5.2 Operation modes and trigger modes

Diverse conversion operations can be specified for A/D converters 0 and 1 by specifying operation modes and trigger modes. Operation modes and trigger modes are set using the ADSCM00 or ADSCM10 register.

The relationship between operation modes and trigger modes is shown below.

Trigger Mode	Operation Mode	Setting				
		ADSCM00	ADSCM10			
AD trigger	Select	XX010000XXXXXXXB	XX010000XXXXXXXB			
	Scan	XX000000XXXXXXXB	XX000000XXXXXXXB			
AD trigger polling	Select	XX011000XXXXXXXB	XX011000XXXXXXXB			
	Scan	XX001000XXXXXXXB	XX001000XXXXXXXB			
Timer trigger	Select	XX010001XXXXXXXB	XX010001XXXXXXXB			
	Scan	XX000001XXXXXXXB	XX000001XXXXXXXB			
External trigger	Select	XX010111XXXXXXXB	XX010111XXXXXXXB			
	Scan	XX000111XXXXXXXB	XX000111XXXXXXXB			

(1) Trigger modes

The four trigger modes that serve as the start timing of A/D conversion processing are available: A/D trigger mode, A/D trigger polling mode, timer trigger mode, and external trigger mode. These trigger modes are set using the ADSCM00 and ADSCM10 registers.

(a) A/D trigger mode

A/D trigger mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin (n = 0 to 7), is a mode that starts A/D conversion by setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1. In this mode, it is necessary to set the ADCE0 or ADCE1 bit to 1 as an A/D conversion restart operation after an INTAD0 or INTAD1 interrupt (ADCS0 or ADCS1 = 0).

(b) A/D trigger polling mode

A/D trigger polling mode, which starts the conversion timing of the analog input set for the ANIOn or ANI1n pin (n = 0 to 7), is a mode that starts A/D conversion by setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1. In this mode, it is not necessary to set the ADCE0 or ADCE1 bit to 1 as an A/D conversion restart operation after an INTAD0 or INTAD1 interrupt (ADCS0 or ADCS1 = 1). The specified analog input is converted serially until the ADCE0 or ADCE1 bit is set to 0. An INTAD0 or INTAD1 interrupt occurs each time a conversion terminates.

(c) Timer trigger mode

Timer trigger mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin (n = 0 to 7), is a mode governed by a trigger specified in the A/D internal trigger selection register 0 (ITRG0).

(d) External trigger mode

External trigger mode, which starts the conversion timing of the analog input set for the ANI0n or ANI1n pin, is a mode specified using the ADTRG0 or ADTRG1 pin.

(2) Operation modes

The two operation modes, which are the modes that set the ANI00 to ANI07 and ANI10 to ANI17 pins, are select mode and scan mode. These modes are set using the ADSCM00 and ADSCM10 registers.

(a) Select mode

Select mode A/D converts one analog input specified in the ADSCM00 or ADSCM10 register. It stores the conversion result in the ADCR0n or ADCR1n register corresponding to the analog input (ANI1n or ANI0n) (n = 0 to 7).







Figure 13-4. Example of Select Mode Operation Timing (ANI01): For A/D Converter 0




(b) Scan mode

Scan mode sequentially selects and A/D converts pins from the A/D conversion start analog input pin through the A/D conversion termination analog input pin specified in the ADSCM00 or ADSCM10 register. It stores the A/D conversion result in the ADCR0n or ADCR1n register corresponding to the analog input (n = 0 to 7). When the specified analog input conversion terminates, there is an A/D conversion termination interrupt (INTAD0 or INTAD1).







13.6 Operation in A/D Trigger Mode

Setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1 starts A/D conversion.

13.6.1 Operation in select mode

One analog input specified in the ADSCM00 or ADSCM10 register is A/D converted at a time and the result is stored in an ADCR0n or ADCR1n register. Analog inputs correspond one-to-one with ADCR0n or ADCR1n registers (n = 0 to 7).


An A/D conversion termination interrupt (INTAD0, INTAD1) is generated for each A/D conversion termination, which terminates A/D conversion (ADCS0 or ADCS1 bit = 0).

Analog Input	A/D Conversion Result Register
ANIx	ADCRx

Remark x = 00 to 07, 10 to 17

To restart A/D conversion, write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register. This is optimal for an application that reads a result for each A/D conversion.





13.6.2 Operation in scan mode

Pins from the conversion start analog input pin through the conversion termination analog input pin specified in the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. An A/D conversion result is stored in the ADCR0n or ADCR1n register corresponding to the analog input (n = 0 to 7). When conversion terminates for all analog inputs through the conversion termination analog input pin, an A/D conversion termination interrupt (INTAD0, INTAD1) is generated, which terminates A/D conversion (ADCS0 or ADCS1 bit of ADSCM0 or ADSCM1 register = 0).


Analog Input	A/D Conversion Result Register
ANIx ^{Note 1}	ADCRx
1	
ANIx ^{Note 2}	ADCRx

Notes 1. Set using SANI3 to SANI0 bits of ADSCM00 or ADSCM10 register.
 Be sure to set a pin number that is smaller than the conversion termination analog input pin number set according to Note 2.

2. Set using ANIS3 to ANIS0 bits of ADSCM00 or ADSCM10 register.

Remark x = 00 to 07, 10 to 17

To restart A/D conversion, write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register. This is optimal for an application that regularly monitors multiple analog inputs.





13.7 Operation in A/D Trigger Polling Mode

Setting the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register to 1 starts A/D conversion.

Both select mode and scan mode are available in A/D trigger polling mode. Since the ADCS0 or ADCS1 bit of the ADSCM00 or ADSCM10 register remains 1 after an INTAD0 or INTAD1 interrupt in this mode, it is not necessary to write 1 in the ADCE0 or ADCE1 bit as an A/D conversion restart operation.

13.7.1 Operation in select mode

The analog input specified in the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0n or ADCR1n register (n = 0 to 7).

One analog input is A/D converted at a time and the result is stored in one ADCR0n or ADCR1n register. Analog inputs correspond one-to-one with ADCR0n or ADCR1n register.

An A/D conversion termination interrupt (INTAD0 or INTAD1) is generated for each A/D conversion termination. A/D conversion operation is repeated until the ADCE0 or ADCE1 bit = 0 (ADCS0 or ADCS1 bit = 1).

Analog Input	A/D Conversion Result Register
ANIx	ADCRx


Remark x = 00 to 07, 10 to 17

In A/D trigger polling mode, it is not necessary to write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register as an A/D conversion restart operation^{Note}.

This is optimal for applications that regularly read A/D conversion values.

Note In A/D trigger polling mode, the fact that the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is 0 means that A/D conversion operation does not stop as long as the ADCS0 or ADCS1 bit is not 0. Therefore, if the ADCR0n or ADCR1n register is not read before the next A/D conversion, it is overwritten.

Figure 13-8. Example of Select Mode (A/D Trigger Polling Select) Operation (ANI02): For A/D Converter 0



13.7.2 Operation in scan mode

Pins from the conversion start analog input pin through the conversion termination analog input pin specified in the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. An A/D conversion result is stored in the ADCR0n or ADCR1n register corresponding to the analog input (n = 0 to 7). When conversion terminates for all analog inputs through the conversion termination analog input pin, an A/D conversion termination interrupt (INTAD0, INTAD1) is generated. A/D conversion operation repeats until the ADCE0 or ADCE1 bit = 0 (ADCS0 or ADCS1 bit = 1).

Analog Input	A/D Conversion Result Register
ANIx ^{Note 1}	ADCRx
I	
ANIx ^{Note 2}	ADCRx

Notes 1. Set using SANI3 to SANI0 bits of ADSCM00 or ADSCM10 register.
 Be sure to set a pin number that is smaller than the conversion termination analog input pin number set according to Note 2.

2. Set using ANIS3 to ANIS0 bits of ADSCM00 or ADSCM10 register.


Remark x = 00 to 07, 10 to 17

It is not necessary to write 1 in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register as an A/D conversion restart operation in A/D trigger polling mode^{Note}.

This is optimal for applications that regularly read A/D conversion values.

Note In A/D trigger polling mode, the fact that the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register is 0 means that A/D conversion operation does not stop as long as the ADCS0 or ADCS1 bit is not 0. Therefore, if the ADCR0n or ADCR1n register is not read before the next A/D conversion, it is overwritten.

Figure 13-9. Example of Scan Mode (A/D Trigger Polling Scan) Operation (ANI02 to ANI05) : For A/D Converter 0



13.8 Operation in Timer Trigger Mode

The A/D converter can set an interrupt signal specified by the A/D internal trigger selection register 0 (ITRG0) as a conversion trigger for up to 8 channels (a total of 16 channels in 2 circuits) of analog input (ANI00 to ANI07, ANI10 to ANI17).

The four interrupt signals that can be selected as triggers are the TM0n timer 0 register underflow interrupt signals (INTTM00 and INTTM01) and the CM003 and CM013 match interrupt signals (INTCM003 and INTCM013) (n = 0, 1).

13.8.1 Operation in select mode

Taking the interrupt signal specified by the A/D internal trigger selection register 0 (ITRG0) as a trigger, one analog input (ANI00 to ANI07, ANI10 to ANI17) specified by the ADSCM00 or ADSCM10 register is A/D converted once. The conversion result is stored in the ADCR0n or ADCR1n register corresponding to the analog input (n = 0 to 7). An A/D conversion termination interrupt (INTAD0 or INTAD1) is generated for each A/D conversion, which terminates A/D conversion (ADCS0 or ADCS1 = 0).


This is optimal for applications that read A/D conversion values synchronized to a timer trigger.

Trigger	Analog Input	A/D Conversion Result Register	
Interrupt specified by ITRG0 register	ANIx	ADCRx	

Remark x = 00 to 07, 10 to 17

After A/D conversion termination, A/D converter 0 or 1 changes to trigger wait status (ADCE0 or ADCE1 = 1). It performs A/D conversion operation again when the interrupt signal specified in the ITRG0 register occurs.





13.8.2 Operation in scan mode

Using the interrupt signal specified by the A/D internal trigger selection register 0 (ITRG0) as a trigger, the conversion start analog input pin through the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. Conversion results are stored in the ADCR0n or ADCR1n registers corresponding to the analog inputs. When all of the specified A/D conversions terminate, an A/D conversion termination interrupt (INTAD0 or INTAD1) is generated, which terminates A/D conversion (ADCS0 or ADCS1 = 0).

This is optimal for applications that regularly monitor multiple analog inputs in synchronization with a timer trigger.

Trigger	Analog Input	A/D Conversion Result Register
Interrupt specified by ITRG0 register	ANIn0	ADCRn0
	ANIn1	ADCRn1
	ANIn2	ADCRn2
	ANIn3	ADCRn3
	ANIn4	ADCRn4
	ANIn5	ADCRn5
	ANIn6	ADCRn6
	ANIn7	ADCRn7

Remark n = 0, 1

After all of the specified A/D conversions terminate, the A/D converter changes to trigger wait status (ADCE0 or ADCE1 = 1). It performs A/D conversion operation again when the interrupt signal specified in the ITRG0 register occurs.




Figure 13-11. Example of Timer Trigger Scan Mode Operation (For A/D Converter 0) : INTTM00 Selected by ITRG0 Register

13.9 Operation in External Trigger Mode

In external trigger mode, analog input (ANI00 to ANI07, ANI10 to ANI17) is A/D converted on ADTRG0 or ADTRG1 pin input timing.

The valid edge of an external input signal in external trigger mode can be specified as a rising edge, a falling edge, or a rising or falling edge in the ES21 or ES20 bit of the INTM1 register for A/D converter 0 and in the ES31 or ES30 bit of the INTM1 register for A/D converter 1.

13.9.1 Operation in select mode

One analog input (ANI00 to ANI07, ANI10 to ANI17) specified by the ADSCM00 or ADSCM10 register is A/D converted. The conversion result is stored in the ADCR0n or ADCR1n register (n = 0 to 7).

Using an ADTRG0 or ADTRG1 signal as a trigger, one analog input at a time is A/D converted and the result is stored in one ADCR0n or ADCR1n register. Analog inputs correspond one-to-one with A/D conversion result registers. For each A/D conversion, an A/D conversion termination interrupt (INTAD0 or INTAD1) is generated, which terminates A/D conversion (ADCS0 or ADCS1 bit = 0).

Trigger	Analog Input	A/D Conversion Result Register
ADTRGm signal	ANImn	ADCRmn

Remark m = 0, 1n = 0 to 7

To restart A/D conversion, a trigger must be input again from the ADTRGn pin (n = 0, 1).

This is optimal for applications that read results each time there is an A/D conversion in synchronization with an external trigger.




Figure 13-12. Example of Select Mode (External Trigger Select) Operation (ANI02): For A/D Converter 0

13.9.2 Operation in scan mode

Using an ADTRG0 or ADTRG1 signal as a trigger, pins from the conversion start analog input pin through the conversion termination analog input pin specified by the ADSCM00 or ADSCM10 register are sequentially selected and A/D converted. A/D conversion results are stored in the ADCR0n or ADCRN1n registers corresponding to the analog inputs (n = 0 to 7). When conversion terminates for all of the specified analog inputs, an INTAD0 or INTAD1 interrupt is generated, which terminates A/D conversion (ADCS0 or ADCS1 = 0).


Trigger	Analog Input	A/D Conversion Result Register
ADTRGn signal	ANIn0	ADCRn0
	ANIn1	ADCRn1
	ANIn2	ADCRn2
	ANIn3	ADCRn3
	ANIn4	ADCRn4
	ANIn5	ADCRn5
	ANIn6	ADCRn6
	ANIn7	ADCRn7

Remark n = 0, 1

After all specified A/D conversions terminate, A/D conversion is restarted when an external trigger signal occurs.

This is optimal for applications that regularly monitor multiple analog inputs in synchronization with an external trigger.





13.10 Precautions on Operation

13.10.1 Stopping A/D conversion operation

If 0 is written in the ADCE0 or ADCE1 bit of the ADSCM00 or ADSCM10 register during A/D conversion operation, it stops A/D conversion operation and an A/D conversion result is not stored in the ADCR0n or ADCR1n register (n = 0 to 7).

13.10.2 Trigger input during A/D conversion operation

If a trigger is input during A/D conversion operation, that trigger input is ignored.

13.10.3 External or timer trigger interval

Make the trigger interval (input time interval) in external or timer trigger mode longer than the conversion time specified by the FR2 to FR0 bits of the ADSCM01 or ADSCM11 register.

(1) When interval = 0

If multiple triggers are input simultaneously, they are processed as one trigger signal.

(2) When 0 < interval < conversion time

If an external or timer trigger is input during A/D conversion operation, that trigger input is ignored.

(3) When interval = conversion time

If an external or timer trigger is input at the same time as A/D conversion termination (comparison termination signal and trigger contention), interrupt generation and ADCR0n or ADCR1n register storage of the value with which conversion terminated are performed correctly (n = 0 to 7).

13.10.4 Operation in standby modes

(1) HALT mode

A/D conversion operation is suspended. If released by NMI or maskable interrupt input, the ADSCM00, ADSCM10, ADSCM01, or ADSCM11 register and ADCR0n or ADCR1n register maintain their values (n = 0 to 7).

If released by RESET input, the ADCR0n or ADCR1n register is initialized.

(2) IDLE mode, software STOP mode

Since clock supply to A/D converter 0 or 1 stops, A/D conversion operation is not performed. If released by NMI or maskable interrupt input, the ADSCM00, ADSCM10, ADSCM01, or ADSCM11 register and ADCR0n or ADCR1n register maintain their values (n = 0 to 7). However, if IDLE mode or software STOP mode is set during A/D conversion operation, A/D conversion operation stops. If released by RESET input, the ADCR0n or ADCR1n register is initialized.


13.10.5 Compare match interrupt in timer trigger mode

A TM0n timer 0 register underflow interrupt (INTTM00 or INTTM01) and CM003 or CM013 interrupt (INTCM003 or INTCM013) is an A/D conversion start trigger that starts conversion operation (n = 0, 1). At this time, the CM003 or CM013 match interrupt (INTCM003 or INTCM013) also functions as a compare register match interrupt for the CPU. In order not to generate these match interrupts for the CPU, disable interrupts using the mask bits (TM0MK0, TM0MK1, CM03MK0, CM03MK1) of the interrupt control registers (TM0IC0, TM0IC1, CM03IC0, CM03IC1).

13.10.6 Timing that makes the A/D conversion result undefined

If the timing of the end of A/D conversion and the timing of the stop of operation of the A/D converter conflict, the A/D conversion value may be undefined. Because of this, be sure to read the A/D conversion result while the A/D converter is in operation. Furthermore, when reading an A/D conversion result after the A/D converter operation has stopped, be sure to have done so by the time the next conversion result is complete.

The conversion result read timing is shown in Figures 13-14 and 13-15 below.







Figure 13-15. Conversion Result Read Timing (When Conversion Result Is Normal)



13.11 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range). %FSR indicates the ratio of analog input voltage that can be converted as a percentage, and is always represented by the following formula regardless of the resolution.

1%FSR = (Max. value of analog input voltage that can be converted - Min. value of analog input voltage that can be converted)/100

$$= (AV_{REFn} - 0)/100$$

 $= AV_{REFn}/100$

Remark n = 0, 1


1LSB is as follows when the resolution is 10 bits.


 $1LSB = 1/2^{10} = 1/1024$ = 0.098 %FSR


Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value. It is a total of zero-scale error, full-scale error, linearity error, and a combination of these errors. Note that the quantization error is not included in the overall error in the characteristics table.









(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2$ LSB error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2$ LSB is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.






(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (1/2LSB) when the digital output changes from 0.....000 to 0.....001.

Figure 13-18. Zero-Scale Error



(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (full scale -3/2LSB) when the digital output changes from 1.....110 to 1.....111.




Figure 13-19. Full-Scale Error

(6) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value.




Figure 13-20. Differential Linearity Error

(7) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.




Figure 13-21. Integral Linearity Error


(8) Conversion time

This expresses the time from when a trigger was generated to the time when the digital output was obtained. The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.

Figure 13-22. Sampling Time




CHAPTER 14 PORT FUNCTIONS

14.1 Features

- Input dedicated ports: 8
 I/O ports: 75
- Ports alternate as I/O pins of other peripheral functions
- Input or output can be specified in bit units

14.2 Basic Configuration of Ports

The V850E/IA1 has a total of 83 on-chip input/output ports (ports 0 to 4, DH, DL, CS, CT, CM), of which 8 are input-only ports. The port configuration is shown below.



(1) Functions of each port

The V850E/IA1 has the ports shown below.

Any port can operate in 8-bit or 1-bit units and can provide a variety of controls.

Moreover, besides its function as a port, each has functions as the I/O pins of on-chip peripheral I/O in control mode.

Refer to (3) Port block diagrams for a block diagram of the block type of each port.

Port Name	Pin Name	Port Function	Function in Control Mode	Block Type
Port 0	P00 to P07	8-bit input	NMI input, real-time pulse unit (RPU) output stop signal input, external interrupt input, A/D converter (ADC) external trigger input	F
Port 1	P10 to P15	6-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input	B, N
Port 2	P20 to P27	8-bit I/O	Real-time pulse unit (RPU) I/O External interrupt input	B, N
Port 3	P30 to P37	8-bit I/O	Serial interface I/O (UART0 to UART2)	A, C, G, H, M
Port 4	P40 to P47	8-bit I/O	Serial interface I/O (CSI0, CSI1, FCAN)	A, C, M
Port DH	PDH0 to PDH7	8-bit I/O	External address bus (A16 to A23)	Р
Port DL	PDL0 to PDL15	16-bit I/O	External address/data bus (AD0 to AD15)	0
Port CS	PCS0 to PCS7	8-bit I/O	External bus interface control signal output	J
Port CT	PCT0 to PCT7	8-bit I/O	External bus interface control signal output	E, J
Port CM	PCM0 to PCM4	5-bit I/O	Wait insertion signal input, internal system clock output, external bus interface control signal I/O	D, E, J

- Cautions 1. When switching to the control mode, be sure to set ports that operate as output pins or I/O pins in the control mode using the following procedure.
 - <1> Set the inactive level for the signal output in the control mode in the corresponding bits of port n (n = 0 to 4, CM, CS, CT, DH, and DL).
 - <2> Switch to the control mode using the port n mode control register (PMCn).

If <1> above is not performed, the contents of port n may be output for a moment when switching from the port mode to the control mode.

2. When port manipulation is performed by a bit manipulation instruction (SET1, CLR1, or NOT1), perform byte data read for the port and process the data of only the bits to be manipulated, and write the byte data after conversion back to the port.

For example, in ports in which input and output are mixed, because the contents of the output latch are overwritten to bits other than the bits for manipulation, the output latch of the input pin becomes undefined (in the input mode, however, the pin status does not change because the output buffer is off).

Therefore, when switching the port from input to output, set the output expected value to the corresponding bit, and then switch to the output port. This is the same as when the control mode and output port are mixed.

3. The state of the port pin can be read by setting the port n mode register (PMn) to the input mode regardless of the settings of the PMCn register. When the PMn register is set to the output mode, the value of the port n register (Pn) can be read in the port mode while the output state of the alternate function can be read in the control mode.

Port Name	Pin Name		Pin Function After Reset			Mode-Setting
		Single-Chip Mode 0	Single-Chip Mode 1	ROMless Mode 0	ROMless Mode 1	Register
Port 0	P00/NMI	P00 (Input m	P00 (Input mode)			
	P01/ESO0/INTP0	P01 (Input m	P01 (Input mode)			
	P02/ESO1/INTP1	P02 (Input m	P02 (Input mode)			
	P03/ADTRG0/INTP2	P03 (Input m	P03 (Input mode)			
	P04/ADTRG1/INTP3	P04 (Input m	node)			
	P05/INTP4	P05 (Input m	node)			
	P06/INTP5	P06 (Input m	node)			
	P07/INTP6	P07 (Input m	node)			
Port 1	P10/TIUD10/TO10	P10 (Input m	node)			PMC1, PFC1
	P11/TCUD10/INTP100	P11 (Input m	node)			PMC1
	P12/TCLR10/INTP101	P12 (Input m	node)			
	P13/TIUD11/TO11	P13 (Input m	P13 (Input mode)			PMC1, PFC1
	P14/TCUD11/INTP110	P14 (Input m	P14 (Input mode)			
	P15/TCLR11/INTP111	P15 (Input m	P15 (Input mode)			
Port 2	P20/TI2/INTP20	P20 (Input m	P20 (Input mode)			
	P21/TO21/INTP21	P21 (Input m	P21 (Input mode)			PMC2, PFC2
	P22/TO22/INTP22	P22 (Input m	P22 (Input mode)			
	P23/TO23/INTP23	P23 (Input m	P23 (Input mode)			
	P24/TO24/INTP24	P24 (Input m	P24 (Input mode)			
	P25/TCLR2/INTP25	P25 (Input m	P25 (Input mode)			PMC2
	P26/TI3/TCLR3/INTP30	P26 (Input m	P26 (Input mode)			
	P27/TO3/INTP31	P27 (Input m	P27 (Input mode)			PMC2, PFC2
Port 3	P30/RXD0	P30 (Input m	node)			PMC3
	P31/TXD0	P31 (Input m	P31 (Input mode)			-
	P32/RXD1	P32 (Input m	P32 (Input mode)			
	P33/TXD1	P33 (Input m	P33 (Input mode)			
	P34/ASCK1	P34 (Input m	P34 (Input mode)			
	P35/RXD2	P35 (Input m	node)			
	P36/TXD2	P36 (Input m	node)			
	P37/ASCK2	P37 (Input m	node)			

(2) Functions of each port pin after reset and registers that set port or control mode

Port Name	Pin Name		Pin Function	After Reset		Mode-Setting	
		Single-Chip Mode 0	Single-Chip Mode 1	ROMless Mode 0	ROMless Mode 1	Register	
Port 4	P40/SI0	P40 (Input mo	P40 (Input mode)				
	P41/SO0	P41 (Input mo	de)			-	
	P42/SCK0	P42 (Input mo	de)			-	
	P43/SI1	P43 (Input mo	P43 (Input mode)				
	P44/SO1	P44 (Input mo					
	P45/SCK1	P45 (Input mo	de)				
	P46/CRXD	P46 (Input mo	de)				
	P47/CTXD	P47 (Input mo	de)				
Port CM	PCM0/WAIT	PCM0 (Input mode)	WAIT			РМССМ	
	PCM1/CLKOUT	PCM1 (Input mode)	CLKOUT				
	PCM2/HLDAK	PCM2 (Input mode)	HLDAK				
	PCM3/HLDRQ	PCM3 (Input mode)	HLDRQ				
	PCM4	PCM4 (Input mode)				-	
Port CT	PCT0/LWR	PCT0 (Input mode)	LWR			PMCCT	
	PCT1/UWR	PCT1 (Input mode)	UWR				
	PCT2	PCT2 (Input mode)				-	
	PCT3	PCT3 (Input mode)					
	PCT4/RD	PCT4 (Input mode)	PCT4 (Input RD			PMCCT	
	PCT5	PCT5 (Input m	iode)			-	
	PCT6/ASTB	PCT6 (Input mode)	ASTB			PMCCT	
	PCT7	PCT7 (Input m	iode)			_	
Port CS	PCS0/CS0 to PCS7/CS7	PCS0 to CS0 to CS7 PCS7 (Input mode)		PMCCS			
Port DH	PDH0/A16 to PDH7/A23	PDH0 to PDH7 (Input mode)	A16 to A23			PMCDH	
Port DL	PDL0/AD0 to PDL15/AD15	PDL0 to PDL15 (Input mode)	AD0 to AD15			PMCDL	

(3) Port block diagrams




Figure 14-1. Type A Block Diagram

Figure 14-2. Type B Block Diagram




Figure 14-3. Type C Block Diagram




Figure 14-4. Type D Block Diagram




Figure 14-5. Type E Block Diagram




Figure 14-6. Type F Block Diagram






Figure 14-7. Type G Block Diagram









Figure 14-9. Type J Block Diagram






Figure 14-10. Type M Block Diagram




Figure 14-11. Type N Block Diagram

Figure 14-12. Type O Block Diagram





Figure 14-13. Type P Block Diagram



14.3 Pin Functions of Each Port

14.3.1 Port 0

Port 0 is an 8-bit input dedicated port in which all pins are fixed for input.

	7	6	5	4	3	2	1	0	Address	Initial value
P0	P07	P06	P05	P04	P03	P02	P01	P00	FFFFF400H	Undefined

Besides functioning as an input port, in control mode, it also can operate as the real-time pulse unit (RPU) output stop signal input, external interrupt request input, and A/D converter (ADC) external trigger input.

Although this port also serves as NMI, ESO0/INTP0, ESO1/INTP1, ADTRG0/INTP2, ADTRG1/INTP3, and INTP4 to INTP6, NMI, ESO0/INTP0, ESO1/INTP1, ADTRG0/INTP2, ADTRG1/INTP3, and INTP4 to INTP6 cannot be switched with input port. The status of each pin is read by reading the port.

P	ort	Alternate Pin Name	Remarks	Block Type
Port 0	P00	NMI	Non-maskable interrupt request input	F
	P01	ESO0/INTP0	Real-time pulse unit (RPU) output stop signal input or	
	P02	ESO1/INTP1	external interrupt request input	
	P03	ADTRG0/INTP2	A/D converter (ADC) external trigger input or external	
	P04	ADTRG1/INTP3	interrupt request input	
	P05 to P07	INTP4 to INTP6	External interrupt request input	

(1) Operation in control mode

14.3.2 Port 1

Port 1 is a 6-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
P1	-	-	P15	P14	P13	P12	P11	P10	FFFFF402H	Undefined
Bit position		Bit na	ame				Function	on		
5 to 0		P1n (n = 5 to	0)	I/O port						

Besides functioning as a port, in control mode, it also can operate as the real-time pulse unit (RPU) I/O and external interrupt request input.

(1) Operation in control mode

Р	ort	Alternate Pin Name	Remarks	Block Type
Port 1	P10	TIUD10/TO10	Real-time pulse unit (RPU) I/O	Ν
	P11	TCUD10/INTP100	Real-time pulse unit (RPU) input or external interrupt	В
	P12	TCLR10/INTP101	request input	
	P13	TIUD11/TO11	Real-time pulse unit (RPU) I/O	Ν
	P14	TCUD11/INTP110	Real-time pulse unit (RPU) input or external interrupt	В
	P15	TCLR11/INTP111	request input	

(2) Setting in I/O mode and control mode

Port 1 is set in I/O mode using the port 1 mode register (PM1). In control mode, it is set using the port 1 mode control register (PMC1) and port 1 function control register (PFC1).

(a) Port 1 mode register (PM1)

This register can be read/written in 8-bit or 1-bit units. Write 1 in bits 6 and 7.

	7	6	5	4	3	2	1	0	Address	Initial value
PM1	1	1	PM15	PM14	PM13	PM12	PM11	PM10	FFFFF422H	FFH
Bit	position	Bit na	me				Functio	n		
Bit position 5 to 0		PM1n								

(b) Port 1 mode control register (PMC1)

This register can be read/written in 8-bit or 1-bit units. Write 0 in bits 6 and 7.

Caution The PMC11, PMC12, PMC14, and PMC15 bits also serve as external interrupts (INTP100, INTP101, INTP110, and INTP111). When not using them as external interrupts, mask interrupt requests (refer to 7.3.4 Interrupt control register (xxICn)).

٦

	7	6	5	4	3	2	1	0	Address	Initial value		
PMC1	0	0	PMC15	PMC14	PMC13	PMC12	PMC11	PMC10	FFFFF442H	00H		
Bit position		Bit name Function										
	5	PMC15		Specifies operation mode of P15 pin. 0: I/O port mode 1: TCLR11 input mode or external interrupt request (INTP111) input mode								
	4	PMC14		Specifies operation mode of P14 pin. 0: I/O port mode 1: TCUD11 input mode or external interrupt request (INTP110) input mode								
	3	PMC13		Specifies operation mode of P13 pin. 0: I/O port mode 1: TIUD11 input mode or TO11 output mode								
	2	PMC12		Specifies operation mode of P12 pin. 0: I/O port mode 1: TCLR10 input mode or external interrupt request (INTP101) input mode								
	1	PMC11		Specifies operation mode of P11 pin. 0: I/O port mode 1: TCUD10 input mode or external interrupt request (INTP100) input mod						node		
	0	PMC10		Specifies operation mode of P10 pin. 0: I/O port mode 1: TIUD10 input mode or TO10 output mode								

Г

(c) Port 1 function control register (PFC1)

This register can be read/written in 8-bit or 1-bit units. Write 0 in bits other than 0 and 3.

Caution When port mode is specified by the port 1 mode control register (PMC1), the setting of this register is invalid.

1	7	6	5	4	3	2	1	0	Address	Initial value	
PFC1	0	0	0	0	PFC13	0	0	PFC10	FFFFF462H	00H	
		1									
Bit position Bit name Function											
	3	PFC13		Specifies operation mode of P13 pin in control mode. 0: TIUD11 input mode 1: TO11 output mode							
0 PFC10 Specifies operation mode of P10 pin in control mode. 0: TIUD10 input mode 1: TO10 output mode											

14.3.3 Port 2

Port 2 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFFFF404H	Undefined
Bit	position	Bit na	ame				Functio	on		
	7 to 0	P2n (n = 7 to		I/O port						

Besides functioning as a port, in control mode, it also can operate as the real-time pulse unit (RPU) I/O and external interrupt request input.

(1) Operation in control mode

	Port	Alternate Pin Name	Remarks	Block Type
Port 2	P20	TI2/INTP20	Real-time pulse unit (RPU) input or external interrupt request input	В
	P21 to P24	TO21/INTP21 to TO24/INTP24	Real-time pulse unit (RPU) output or external interrupt request input	N
	P25	TCLR2/INTP25	Real-time pulse unit (RPU) input or external interrupt	В
	P26	TI3/TCLR3/INTP30	request input	
	P27	TO3/INTP31	Real-time pulse unit (RPU) output or external interrupt request input	N

(2) Setting in I/O mode and control mode

Port 2 is set in I/O mode using the port 2 mode register (PM2). In control mode, it is set using the port 2 mode control register (PMC2) and port 2 function control register (PFC2).

(a) Port 2 mode register (PM2)

	7	6	5	4	3	2	1	0	Address	Initial value		
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFFFF424H	FFH		
		1										
Bit	position	Bit na	me	Function								
7 to 0 PM2n (n = 7 to 0)				Specifies input/output mode of P2n pin. 0: Output mode (output buffer on) 1: Input mode (output buffer off)								

(b) Port 2 mode control register (PMC2)

Caution The PMC20, PMC25, and PMC26 bits also serve as external interrupts (INTP20, INTP25, and INTP30). When not using them as external interrupts, mask interrupt requests (refer to 7.3.4 Interrupt control register (xxICn)).

	7	6	5	4	3	2	1	0	Address	Initial value	
PMC2	PMC27	PMC26	PMC25	PMC24	PMC23	PMC22	PMC21	PMC20	FFFFF444H	00H	
Bit p	osition	Bit nam	ie				Functior	1			
7 PMC27 Specifies operation mode of P27 pin. 0: I/O port mode 1: TO3 output mode or external interrupt request (I						quest (INTF	31) input mode				
	6	PMC26		Specifies operation mode of P26 pin. 0: I/O port mode 1: RPU (TI3, TCLR3) input mode or external interrupt request (INTP30) input in							
	5 PMC25 Specifies operation mode of P25 pin. 0: I/O port mode 1: TCLR2 input mode or external interrupt request (INTP25) input mode						e				
4	to 1	PMC24 to PMC21	-	Specify operation mode of P24 to P21 pins. 0: I/O port mode 1: TO24 to TO21 output mode or external interrupt request (INTP24 to input mode						INTP21)	
	0	PMC20		Specifies operation mode of P20 pin. 0: I/O port mode 1: TI2 input mode or external interrupt request (INTP20) input mode							

(c) Port 2 function control register (PFC2)

This register can be read/written in 8-bit or 1-bit units. Write 0 in bits 0, 5, and 6.

Caution When port mode is specified by the port 2 mode control register (PMC2), the setting of this register is invalid.

	7	6	5	4	3	2	1	0	Address	Initial value	
PFC2	PFC27	0	0	PFC24	PFC23	PFC22	PFC21	0	FFFFF464H	00H	
									-		
Bit position Bit name Function											
7 PFC27 Specifies operation mode of P27 pin in control mode. 0: External interrupt request (INTP31) input mode 1: TO3 output mode											
4	to 1	PFC24 to PFC21	Ş	Specify operation mode of P24 to P21 pins in control mode. 0: External interrupt request (INTP24 to INTP21) input mode 1: TO24 to TO21 output mode							

14.3.4 Port 3

Port 3 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
P3	P37	P36	P35	P34	P33	P32	P31	P30	FFFFF406H	Undefined
Dit	position	Bit na	ame				Function	on		
DIL	pooluon							-		
	7 to 0	P3n		I/O port				-		

Besides functioning as a port, in control mode, it also can operate as the serial interface (UART0 to UART2) I/O.

(1) Operation in control mode

	Port	Alternate Pin Name	Remarks	Block Type
Port 3	P30	RXD0	Serial interface (UART0 to UART2) I/O	н
	P31	TXD0		G
	P32	RXD1		С
	P33	TXD1		А
	P34	ASCK1		М
	P35	RXD2		С
	P36	TXD2		А
	P37	ASCK2		Μ

(2) Setting in I/O mode and control mode

Port 3 is set in I/O mode using the port 3 mode register (PM3). In control mode, it is set using the port 3 mode control register (PMC3).

(a) Port 3 mode register (PM3)

	7	6	5	4	3	2	1	0	Address	Initial value	
PM3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FFFFF426H	FFH	
D'L	10	Dites									
BIT	position	Bit na	me	e Function							
7	' to 0	PM3n (n = 7 to		Specifies input/output mode of P3n pin. 0: Output mode (output buffer on) 1: Input mode (output buffer off)							

(b) Port 3 mode control register (PMC3)

	7	6	5	4	3	2	1	0	Address	Initial value		
PMC3	PMC37	PMC36	PMC35	PMC34	PMC33	PMC32	PMC31	PMC30	FFFFF446H	00H		
r												
Bit p	osition	Bit nam	ne				Functior	l				
	7	PMC37	Sp	0: I/O port 1: ASCK2	mode	le of P37 pi	n.					
	6	PMC36	St	Specifies operation mode of P36 pin. 0: I/O port mode 1: TXD2 output mode								
	5	PMC35	Sp	Specifies operation mode of P35 pin. 0: I/O port mode 1: RXD2 input mode								
	4	PMC34	Sp	Specifies operation mode of P34 pin. 0: I/O port mode 1: ASCK1 I/O mode								
	3	PMC33	Sp	Specifies operation mode of P33 pin. 0: I/O port mode 1: TXD1 output mode								
	2	PMC32	Sr	Specifies operation mode of P32 pin. 0: I/O port mode 1: RXD1 input mode								
	1	PMC31	Sp	Specifies operation mode of P31 pin. 0: I/O port mode 1: TXD0 output mode								
	0	PMC30	Sp	becifies ope 0: I/O port 1: RXD0 in	mode	le of P30 pi	n.					

14.3.5 Port 4

Port 4 is an 8-bit I/O port in which input or output can be specified in 1-bit units.

-	7	6	5	4	3	2	1	0	Address	Initial value
P4	P47	P46	P45	P44	P43	P42	P41	P40	FFFFF408H	Undefined
Bit	position	Bit na	ame				Functi	on		
	-	_		I/O port						
	7 to 0	P4n								

Besides functioning as a port, in control mode, it also can operate as the serial interface (CSI0, CSI1, FCAN) I/O.

(1) Operation in control mode

	Port	Alternate Pin Name	Remarks	Block Type
Port 4	P40	SIO	Serial interface (CSI0, CSI1, FCAN) I/O	С
	P41	SO0		А
	P42	SCK0		М
	P43	SI1		С
	P44	SO1		А
	P45	SCK1		М
	P46	CRXD		С
	P47	CTXD		А

(2) Setting in I/O mode and control mode

Port 4 is set in I/O mode using the port 4 mode register (PM4). In control mode, it is set using the port 4 mode control register (PMC4).

(a) Port 4 mode register (PM4)

	7	6	5	4	3	2	1	0	Address	Initial value
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	FFFFF428H	FFH
		21								
Bit j	position	Bit na	ne				Functio	n		
7	' to 0	PM4n (n = 7 to		•	mode (outp	node of P4r out buffer or t buffer off)	י. ר)			

(b) Port 4 mode control register (PMC4)

	7	6	5	4	3	2	1	0	Address	Initial value
PMC4	PMC47	PMC46	PMC45	PMC44	PMC43	PMC42	PMC41	PMC40	FFFFF448H	00H
<u> </u>										
Bit p	osition	Bit nam	ne				Functior)		
	7	PMC47	S	oecifies ope 0: I/O port 1: CTXD o	mode		n.			
	6	PMC46	S	oecifies ope 0: I/O port 1: CRXD ir	mode	le of P46 pi	n.			
	5	PMC45	S	Decifies ope 0: I/O port 1: SCK1 I/0	mode	le of P45 pi	n.			
	4	PMC44	S	Decifies ope 0: I/O port 1: SO1 out	mode	le of P44 pi	n.			
	3	PMC43	S	oecifies ope 0: I/O port 1: SI1 inpu	mode	le of P43 pi	n.			
	2	PMC42	S	Decifies ope 0: I/O port 1: SCK0 I/0	mode	le of P42 pi	n.			
	1	PMC41	S	Decifies ope 0: I/O port 1: SO0 out	mode	le of P41 pi	n.			
	0	PMC40	S	pecifies ope 0: I/O port 1: SI0 inpu	mode	le of P40 pi	n.			

14.3.6 Port DH

Port DH is an 8-bit I/O port in which input or output can be specified in 1-bit units.

7	6	5	4	3	2	1	0	Address	Initial value
PDH7	PDH6	PDH5	PDH4	PDH3	PDH2	PDH1	PDH0	FFFFF006H	Undefined
position	Bit nar	me				Functio	n		
to 0	PDHn	0)	/O port						
	PDH7	PDH7 PDH6	PDH7 PDH6 PDH5	PDH7 PDH6 PDH5 PDH4	PDH7 PDH6 PDH5 PDH4 PDH3	PDH7 PDH6 PDH5 PDH4 PDH3 PDH2 position Bit name	PDH7 PDH6 PDH5 PDH4 PDH3 PDH2 PDH1 position Bit name Function	PDH7 PDH6 PDH5 PDH4 PDH3 PDH2 PDH1 PDH0 position Bit name Function	PDH7 PDH6 PDH5 PDH4 PDH3 PDH2 PDH1 PDH0 FFFF006H position Bit name Function

Besides functioning as a port, in control mode, this can operate as an address bus when memory is expanded externally.

(1) Operation in control mode

P	ort	Alternate Pin Name	Remarks	Block Type
Port DH	PDH7 to PDH0	A23 to A16	Memory expansion address bus	Ρ

(2) Setting in I/O mode and control mode

Port DH is set in I/O mode using the port DH mode register (PMDH). In control mode, it is set using the port DH mode control register (PMCDH).

(a) Port DH mode register (PMDH)

	7	6	5	4	3	2	1	0	Address	Initial value
PMDH	PMDH7	PMDH6	PMDH5	PMDH4	PMDH3	PMDH2	PMDH1	PMDH0	FFFFF026H	FFH
Bit p	osition	Bit nam	е				Function			
7	to 0	PMDHn (n = 7 to 0)) (D: Output m	it/output mo node (outpu de (output	t buffer on				


(b) Port DH mode control register (PMCDH)

PMCDH	7 PMCDH7	6 PMCDH6	5 PMCDH5	4 PMCDH4	3 PMCDH3	2 PMCDH2	1 PMCDH1	0 PMCDH0	Address FFFFF046H	Initial value ^{Note} 00H/FFH
Note	00H: Sing	ile-chip ma	ode 0							
	•	gle-chip m		Mless mo	ode 0 or 1					
	•	· ·	ode 1, RC	Mless mo	ode 0 or 1		Function]

14.3.7 Port DL

Port DL is a 16-bit or 8-bit I/O port in which input or output can be specified in 1-bit units.

When using the higher 8 bits of PDL as PDLH and the lower 8 bits as PDLL, it can be used as an 8-bit I/O port that can specify input or output in 1-bit units.



Besides functioning as a port, in control mode, this can operate as an address/data bus when memory is expanded externally.

(1) Operation in control mode

Р	ort	Alternate Pin Name	Remarks	Block Type
Port DL	PDL15 to PDL0	AD15 to AD0	Memory expansion address/data bus	0


(2) Setting in I/O mode and control mode

Port DL is set in I/O mode using the port DL mode register (PMDL). In control mode, it is set using the port DL mode control register (PMCDL).

(a) Port DL mode register (PMDL)

The PMDL register can be read/written in 16-bit units.


When using the higher 8 bits of the PMDL register as the PMDLH register and the lower 8 bits as the PMDLL register, it can be read/written in 8-bit or 1-bit units.



(b) Port DL mode control register (PMCDL)

The PMCDL register can be read/written in 16-bit units.

When using the higher 8 bits of the PMCDL register as the PMCDLH register and the lower 8 bits as the PMCDLL register, it can be read/written in 8-bit or 1-bit units.



14.3.8 Port CS

Port CS is an 8-bit I/O port in which input or output can be specified in 1-bit units.

_	7	6	5	4	3	2	1	0	Address	Initial value
PCS	PCS7	PCS6	PCS5	PCS4	PCS3	PCS2	PCS1	PCS0	FFFFF008H	Undefined
Bit p	position	Bit nai	me				Functio	n		

Besides functioning as a port, in control mode, this can operate as the chip select signal output when memory is expanded externally.

(1) Operation in control mode

Р	ort	Alternate Pin Name	Remarks	Block Type
Port CS	PCS7 to PCS0	CS0 to CS7	Chip select signal output	J

(2) Setting in I/O mode and control mode

Port CS is set in I/O mode using the port CS mode register (PMCS). In control mode, it is set using the port CS mode control register (PMCCS).

(a) Port CS mode register (PMCS)

This register can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
PMCS	PMCS7	PMCS6	PMCS5	PMCS4	PMCS3	PMCS2	PMCS1	PMCS0	FFFFF028H	FFH
Bit p	osition	Bit nam	ne				Function	l		
7	to 0	PMCSn (n = 7 to 0)	0: Output n	ut/output me node (outpu ode (output	ut buffer on	•			

(b) Port CS mode control register (PMCCS)

PMCCS	7 PMCCS7	6 PMCCS6	5 PMCCS5	4 PMCCS4	3 PMCCS3	2 PMCCS2	1 PMCCS1	0 PMCCS0	Address FFFFF048H	Initial value ^{Note} 00H/FFH
Note	00H: Sing	gle-chip m	ode 0							
	FFH: Sing	gle-chip m	ode 1, RC	OMless m	ode 0 or 1					
Bit p	FFH: Sing	gle-chip m Bit nam		OMless m	ode 0 or 1		Function			

14.3.9 Port CT

Port CT is an 8-bit I/O port in which input or output can be specified in 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value
PCT	PCT7	PCT6	PCT5	PCT4	PCT3	PCT2	PCT1	PCT0	FFFFF00AH	Undefined
Bit	position	Bit na	me				Functio	n		
	7 to 0	PCTn	1/	O port						

Besides functioning as a port, in control mode, this can operate as control signal outputs when memory is expanded externally.


(1) Operation in control mode

P	ort	Alternate Pin Name	Remarks	Block type
Port CT	PCT0	LWR	Write strobe signal output	J
	PCT1	UWR		
	PCT2 PCT3	-	Fixed in port mode	E
	PCT4	RD	Read strobe signal output	J
	PCT5	_	Fixed in port mode	E
	PCT6	ASTB	Address strobe signal output	J
	PCT7	-	Fixed in port mode	E

(2) Setting in I/O mode and control mode

Port CT is set in I/O mode using the port CT mode register (PMCT). In control mode, it is set using the port CT mode control register (PMCCT).

(a) Port CT mode register (PMCT)



(b) Port CT mode control register (PMCCT)

	7	6	5	4	3	2	1	0	Address	Initial value [№]		
РМССТ	0	PMCCT6	0	PMCCT4	0	0	PMCCT1	PMCCT0	FFFFF04AH	00H/53H		
Note	00H. Sir	ngle-chip mo	de 0									
Note		ngle-chip mo		OMless mo	de 0 or ²	1						
Bit p	position	Bit name	Э				Function					
	6	PMCCT6	S	Specifies operation mode of PCT6 pin. 0: I/O port mode 1: ASTB output mode								
	4	PMCCT4	9	Decifies ope 0: I/O port r 1: RD outpu	node	de of PCT	4 pin.					
	1	PMCCT1	S	Specifies operation mode of PCT1 pin. 0: I/O port mode 1: UWR output mode								
	0	PMCCT0	S	Specifies ope 0: I/O port r 1: LWR out	node		0 pin.					

14.3.10 Port CM

Port CM is a 5-bit I/O port in which input or output can be specified in 1-bit units.

_	7	6	5	4	3	2	1	0	Address	Initial value
PCM	-	-	-	PCM4	PCM3	PCM2	PCM1	PCM0	FFFFF00CH	Undefined
Bit p	osition	Bit nar	ne				Functio	n		
4	to 0	PCMn (n = 4 to 0		O port						

Besides functioning as a port, in control mode, this can operate as the wait insertion signal input, internal system clock output, and bus hold control signal output.

(1) Operation in control mode

Р	ort	Alternate Pin Name	Remarks	Block Type
Port CM	PCM0	WAIT	Wait insertion signal input	D
	PCM1	CLKOUT	Internal system clock output	J
	PCM2	HLDAK	Bus hold acknowledge signal output	J
	PCM3		Bus hold request signal input	D
	PCM4	_	Fixed in port mode	E

Note The WAIT and HLDRQ signals are set to control mode by default in ROMless mode 0, 1 or single-chip mode 1. Be sure to fix these pins to the inactive level when not used. These pins function in control mode until port mode is set using the port CM mode control register (PMCCM), so be sure to set these pins to the inactive level before setting PMCCM.

(2) Setting in I/O mode and control mode

Port CM is set in I/O mode using the port CM mode register (PMCM). In control mode, it is set using the port CM mode control register (PMCCM).

(a) Port CM mode register (PMCM)

	7	6	5	4	3	2	1	0	Address	Initial value	
PMCM	1	1	1	PMCM4	PMCM3	PMCM2	PMCM1	PMCM0	FFFFF02CH	FFH	
Bit n	osition	Bit nam					Function				
			le								
4	to 0	PMCMn (n = 4 to 0)	Specifies input/output mode of PCMn pin. 0: Output mode (output buffer on) 1: Input mode (output buffer off)							

(b) Port CM mode control register (PMCCM)

	7	6	5	4	3	2	1	0	Address	Initial value ^{Not}	
РМССМ	0	0	0	0	PMCCM3	PMCCM2	PMCCM1	PMCCM0	FFFFF04CH	00H/0FH	
Note		gle-chip m ngle-chip m		OMless n	node 0 or 1						
Bit	position	Bit nam	e				Function				
	3	РМССМЗ	SI	Specifies operation mode of PCM3 pin. 0: I/O port mode 1: HLDRQ input mode							
	2	PMCCM2	SI	0: I/O por	eration mode t mode coutput mod		pin.				
	1	PMCCM1	SI	Specifies operation mode of PCM1 pin. 0: I/O port mode 1: CLKOUT output mode							
	0	PMCCM0	SI	0: I/O por	eration mode t mode nput mode	e of PCM0	pin.				

14.4 Operation of Port Function

The operation of a port differs depending on whether it is set in the input or output mode, as follows.

14.4.1 Writing to I/O port

(1) In output mode

A value can be written to the output latch (Pn) by writing it to the port n register (Pn). The contents of the output latch are output from the pin.

Once data is written to the output latch, it is held until new data is written to the output latch.

(2) In input mode

A value can be written to the output latch (Pn) by writing it to the port n register (Pn). However, the status of the pin does not change because the output buffer is off.

Once data is written to the output latch, it is held until new data is written to the output latch.

Caution A bit manipulation instruction (CLR1, SET1, NOT1) manipulates 1 bit but accesses a port in 8-bit units. If this instruction is executed to manipulate a port with a mixture of input and output bits, the contents of the output latch of a pin set in the input mode, in addition to the bit to be manipulated, are overwritten to the current input pin status and become undefined.

14.4.2 Reading from I/O port

(1) In output mode

The contents of the output latch (Pn) can be read by reading the port n register (Pn). The contents of the output latch do not change.

(2) In input mode

The status of the pin can be read by reading the port n register (Pn). The contents of the output latch (Pn) do not change.

14.4.3 Output status of alternate function in control mode

The status of a port pin is not dependent upon the setting of the PMCn register and can be read by setting the port n mode register (PMn) to the input mode. If the PMn register is set to the output mode, the value of the port n register (Pn) can be read in the port mode, and the output status of the alternate function can be read in the control mode.

14.5 Noise Eliminator

14.5.1 Interrupt pins

A timing controller to guarantee the noise elimination times shown below is added to the pins that operate as NMI and valid edge inputs in port control mode. Signal input that changes in less than these elimination times is not accepted internally.

Pin	Noise Elimination Time
P00/NMI P01/ESO0/INTP0, P02/ESO1/INTP1 P03/ADTRG0/INTP2, P04/ADTRG1/INTP3 P05/INTP4 to P07/INTP6	Analog delay (Approx. 10 ns)

Cautions 1. The above non-maskable/maskable interrupt pins are used to release standby mode. A clock control timing circuit is not used since the internal system clock is stopped in standby mode.

2. The noise eliminator is valid only in control mode.

14.5.2 Timer 10, timer 11, timer 3 input pins

Noise filtering using the clock sampling shown below is added to the pins that operate as valid edge inputs to timer 10, timer 11, and timer 3. A signal input that changes in less than these elimination times is not accepted internally.

	Pin	Noise Elimination Time	Sampling Clock
Timer 10	P10/TIUD10/TO10 P11/TCUD10/INTP100 P12/TCLR10/INTP101	4 to 5 clocks	Select from fxxTM10,11 fxxTM10,11/2 fxxTM10,11/4
Timer 11	P13/TIUD11/TO11 P14/TCUD11/INTP110 P15/TCLR11/INTP111		fxxтм10,11/8
Timer 3	P26/TI3/INTP30/TCLR3		Select from fxxтмз/2 fxxтмз/4 fxxтмз/8 fxxтм3/16
	P27/TO3/INTP31		Select from fxxтмз/32 fxxтмз/64 fxxтмз/128 fxxтмз/256

Cautions 1. Since the above pin noise filtering uses clock sampling, input signals are not received when the CPU clock is stopped.

- 2. The noise eliminator is valid only in control mode.
- Remark
 fxxTM10,11: Clock of TM10 and TM11 selected by PRM02 register

 fxxTM3:
 Clock of TM3 selected by PRM03 register




Figure 14-14. Example of Noise Elimination Timing

(1) Timer 10 noise elimination time selection register (NRC10)

The NRC10 register is used to set the clock source of timer 10 input pin noise elimination times. This register can be read/written in 8-bit or 1-bit units.

7	6	5	4	3 2	1	0	Address	Initial valu				
IRC10 0	0	0	0	0 0	NRC101	NRC100	FFFF5F8H	00H				
Bit position	Bit name		Function									
1, 0 NRC101, NRC100 Selects the TIUD10/TO10, TCUD10/INTP100, and TCLR10/INTP101 pin noise eliminatic clocks.												
		0	0	fххтм10/8								
		0	1	fххтм10/4								
		1	0	fxxтм10/2								
		1	0	fxxтм10/2 fxxтм10								

(2) Timer 11 noise elimination time selection register (NRC11)

The NRC11 register is used to set the clock source of timer 11 input pin noise elimination times. This register can be read/written in 8-bit or 1-bit units.

	6	5	4	3	2 1	0	Address	Initial valu				
NRC11 0	0	0	0	0	0 NRC1	1 NRC110	FFFFF618H	00H				
D 11 11		<u> </u>										
Bit position	Bit name				Function							
1, 0	NRC111, NRC110	Selects the clocks.	Selects the TIUD11/TO11, TCUD11/INTP110, and TCLR11/INTP111 pin noise elimination clocks.									
		NRC111	NRC110		Nois	e elimination	alock					
					11013	eeimination	JUCK					
		0	0	fxxтм11/8	Noie	eenmination	LIUCK					
		_	0	fxxтм11/8 fxxтм11/4								
		0										
		0	1	fxxtm11/4								

(3) Timer 3 noise elimination time selection register (NRC3)

The NRC3 register is used to set the clock source of timer 3 input pin noise elimination times. This register can be read/written in 8-bit or 1-bit units.

	7	6	5	4	3	2	1	0	Address	Initial value		
NRC3	0	0	0	0	NRC33	NRC32	NRC31	NRC30	FFFFF698H	00H		
Bit po	sition	Bit name				I	Function					
3,	2	NRC33, NRC32	Selects th	Selects the TO3/INTP31 pin noise elimination clock.								
			NRC33	NRC33 NRC32 Noise elimination clock								
			0	0	fxxtm	из/256						
			0	1	fxxtm	fxxтмз/128						
			1	0	fxxtm	fxxтмз/64						
			1	1	fxxtm	лз/32						
			Rema	n rk fxxt	мз: Clock	selected b	y PRM03	register				
1,	0	NRC31, NRC30	Selects th	e TI3/INT	P30/TCLR	3 pin noise	elimination	clock.				
			NRC31	NRC	230		Noise	elimination	clock			
			0	0	fxxtm	из/16						
			0	1	fxxtm	лз/8						
			1	0	fxxтм	лз/4						
			1	1	fxxтм	лз/2						
			Rema	r k fxxt	мз: Clock	selected b	y PRM03	register				

14.5.3 Timer 2 input pins

A noise eliminator using analog filtering and digital filtering using clock sampling are added to the timer 2 input pins. A signal input that changes in less than these elimination times is not accepted internally.

Pin	Analog Filter Noise	Digital Filter			
	Elimination Time	Noise Elimination Time	Sampling Clock		
P20/TI2/INTP20 P21/TO21/INTP21 to P24/TO24/INTP24 P25/TCLR2/INTP25	10 to 100 ns	4 to 5 clocks	fxxтм2		

Cautions 1. Since digital filtering uses clock sampling, if it is selected, input signals are not received when the CPU clock is stopped.


- 2. The noise eliminator is valid only in control mode.
- 3. Refer to Figure 14-14 for an example of a noise eliminator.

Remark fxxTM2: Clock of TM20 and TM21 selected by PRM02 register

(1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)

The FEMn registers are used to specify timer 2 input pin filtering and to set the clock source of noise elimination times and the input valid edge.

- Cautions 1. Even when using the TI2/INTP20, TO21/INTP21, TO22/INTP22, TO23/INTP23, TO24/INTP24, and TCLR2/INTP25 pins as INTP20, INTP21, INTP22, INTP23, INTP24, and INTP25 without using timer 2, be sure to clear the STFTE bit of timer 2 clock stop register 0 (STOPTE0) to 0.
 - 2. Before setting the INTP2n pin to the trigger mode, set the PMC2 register. If the PMC2 register is set after the FEMn register has been set, an illegal interrupt may occur as soon as the PMC2 register is set (n = 0 to 5).



(2/2)

Bit position	Bit name			Function	
3, 2	EDGE01n, EDGE00n	Specifies the INTP2n pin valid edge.			
		EDGE01n	EDGE00n	Operation	
		0	0	Interrupt due to INTCC2n ^{Note}	
		0	1	Rising edge	
		1	0	Falling edge	
		1	1	Both rising and falling edges	
		a (and sub-chand sub-chand sub-chand sub-chand sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandra sub-chandr	en selecting INTCC2n according to match of TM20, TM2 ⁻ annel compare registers (TMS01n, TMS00n bit settings	
1, 0	TMS01n, TMS00n	Selects capt	ure input ^{Note} .		
		TMS01n	TMS00n	Operation	
		0	0	Use as pin	
		0	1	Digital filter (noise eliminator specification)	
		1	0	Capture to sub-channel 1 according to timer	
		1	1	Capture to sub-channel 2 according to timer	
		s ti S C F E (elected on he TMS01r Settings oth Capture acc possible for Examples a a) Capture FEM1 r TMIC0	but according to INTCM100 and INTCM101 can be ly for the FEM1 and FEM2 registers. Set the values o in and TMS00m bits in the FEMm register to 00B or 01B er than these are prohibited (m = 1, 3 to 5). cording to INTP21, INTP22 and INTCM100, INTCM101 is sub-channel 1 and sub-channel 2 of timer 2. re shown below. e sub-channel 1 on INTCM101 egister = xxxxxx10B register = 00000010B e sub-channel 2 on INTCM101	

CHAPTER 15 RESET FUNCTION

When a low level is input to the $\overrightarrow{\text{RESET}}$ pin, there is a system reset and each hardware item of the V850E/IA1 is initialized to its initial status.

When the RESET pin changes from low level to high level, reset status is released and the CPU starts program execution. Initialize the contents of various registers as needed within the program.

15.1 Features

• Noise elimination using analog delay (approx. 60 ns) in reset pin (RESET)

15.2 Pin Functions

During a system reset period, most pin output is high impedance (all pins except CLKOUT^{Note}, RESET, X2, VDD5, VSS5, VDD3, VSS3, CVDD, CVSS, AVDD, AVREF0, AVREF1, and AVSS pins).

Thus, if for example memory is extended externally, a pull-up (or pull-down) resistor must be attached to each pin of ports DH, DL, CS, CT, and CM. If there are no resistors, the external memory that is connected may be destroyed when these pins become high impedance.

Similarly, perform pin processing so that on-chip peripheral I/O function signal output and output ports are not affected.


Note In ROMIess mode 0 or 1 and single-chip mode 1, CLKOUT signals also are output during a reset period. In single-chip mode 0, CLKOUT signals are not output until the PMCCM register is set.

Table 15-1 shows the operation status of each pin during a reset period.

Table 15-1. (Operation Status of Each Pin During Reset Period
---------------	--------------------------------------------------


Pin Name		Pin Status				
		In Single-Chip Mode 0	In Single-Chip Mode 1	In ROMless Mode 0	In ROMless Mode 1	
	A16 to A23, AD0 to AD15, CS0 to CS7, LWR, UWR, RD, ASTB, WAIT, HLDAK, HLDRQ		High impedance			
CLKOUT	CLKOUT		Operation			
Port pins	Port pins Ports 0 to 4					
	Ports CM, CS, CT, DH, DL	(Input)	(Control mode)			

(1) Reset signal acknowledgment



(2) Reset at power-on

A reset operation at power-on (power supply application) must guarantee oscillation stabilization time from power-on until reset acknowledgment due to the low level width of the RESET signal.



15.3 Initialization

Initialize the contents of each register as needed within a program.

Table 15-2 shows the initial values of the CPU, internal RAM, and on-chip peripheral I/O after reset.

Table 15-2	Initial Values o	f CPU, Internal RA	M, and On-Chip Peri	pheral I/O After Reset (1/6)
------------	------------------	--------------------	---------------------	------------------------------

On-C	Chip Hardware	Register Name	Initial Value After Reset
CPU	Program registers	General-purpose register (r0)	00000000H
		General-purpose registers (r1 to r31)	Undefined
		Program counter (PC)	00000000H
	System registers	Status saving register during interrupt (EIPC, EIPSW)	Undefined
		Status saving register during NMI (FEPC, FEPSW)	Undefined
		Interrupt source register (ECR)	00000000H
		Program status word (PSW)	0000020H
		Status saving register during CALLT execution (CTPC, CTPSW)	Undefined
		Status saving register during exception/debug trap (DBPC, DBPSW)	Undefined
		CALLT base pointer (CTBP)	Undefined
Internal RA	M	_	Undefined
On-chip	Bus control	Chip area selection control register n (CSCn) ($n = 0, 1$)	2C11H
peripheral	function	Peripheral area selection control register (BPC)	0000H
I/O		Bus size configuration register (BSC)	0000H/5555H
		System wait control register (VSWC)	77H
	Memory control	Bus cycle type configuration register n (BCTn) $(n = 0, 1)$	ССССН
	function	Data wait control register n (DWCn) (n = 0, 1)	3333H
		Address wait control register (AWC)	0000H
		Bus cycle control register (BCC)	ААААН
	DMA function	DMA source address register nL (DSAnL) (n = 0 to 3)	Undefined
		DMA source address register nH (DSAnH) (n = 0 to 3)	Undefined
		DMA destination address register nL (DDAnL) $(n = 0 \text{ to } 3)$	Undefined
		DMA destination address register nH (DDAnH) (n = 0 to 3)	Undefined
		DMA transfer count register n (DBCn) (n = 0 to 3)	Undefined
		DMA addressing control register n (DADCn) (n = 0 to 3)	0000H
		DMA channel control register n (DCHCn) (n = 0 to 3)	00H
		DMA disable status register (DDIS)	00H
		DMA restart register (DRST)	00H
		DMA trigger factor register n (DTFRn) (n = 0 to 3)	00H
	Interrupt/exception	In-service priority register (ISPR)	00H
	control function	External interrupt mode register n (INTMn) (n = 0 to 2)	00H
		Interrupt mask register n (IMRn) (n = 0 to 3)	FFFFH
		Interrupt mask register nL (IMRnL) (n = 0 to 3)	FFH
		Interrupt mask register nH (IMRnH) (n = 0 to 3)	FFH

On-C	Chip Hardware	Register Name	Initial Value After Reset	
On-chip	Interrupt/exception	Signal edge selection register n (SESA1n) (n = 10, 11)	00H	
peripheral I/O	control function	Valid edge selection register (SESC)	00H	
1/0		Timer 2 input filter mode register n (FEMn) $(n = 0 \text{ to } 5)$	00H	
		Interrupt control registers (P0IC0 to P0IC6, DETIC0, DETIC1, TM0IC0, CM03IC0, TM0IC1, CM03IC1, CC10IC0, CC10IC1, CM10IC0, CM10IC1, CC11IC0, CC11IC1, CM11IC0, CM11IC1, TM2IC0, TM2IC1, CC2IC0 to CC2IC5, TM3IC0, CC3IC0, CC3IC1, CM4IC0, DMAIC0 to DMAIC3, CANIC0 to CANIC3, CSIIC0, CSIIC1, SRIC0 to SRIC2, STIC0 to STIC2, SEIC0, ADIC0, ADIC1)	47H	
	Power save	Command register (PRCMD)	Undefined	
	control function	Power save control register (PSC)	00H	
		Clock control register (CKC)	00H	
		Power save mode register (PSMR)	00H	
		Lock register (LOCKR)	0000000xB	
	System control	Peripheral command register (PHCMD)	Undefined	
		Peripheral status register (PHS)	00H	
	Timer 0	Dead-time timer reload register n (DTRRn) $(n = 0, 1)$	0FFFH	
		Buffer registers CM0n, CM1n (BFCM0n, BFCM1n) (n = 0 to 3)	FFFFH	
		Timer control register 0n (TMC0n) $(n = 0, 1)$	0508H	
		Timer control register 0nL (TMC0nL) (n = 0, 1)	08H	
		Timer control register 0nH (TMC0nH) (n = 0, 1)	05H	
		Timer unit control register 0n (TUC0n) $(n = 0, 1)$	01H	
		Timer output mode register n (TOMRn) (n = 0, 1)	00H	
		PWM software timing output register n (PSTOn) $(n = 0, 1)$	00H	
		PWM output enable register n (POERn) $(n = 0, 1)$	00H	
		TOMR write enable register n (SPECn) (n = 0, 1)	0000H	
		Timer 0 clock selection register (PRM01)	00H	
	Timer 1	Timer 1n (TM1n) (n = 0, 1)	0000H	
		Compare register 1n (CM1n) (n = 00, 01, 10, 11)	0000H	
		Capture/compare register 1n (CC1n) (n = 00, 01, 10, 11)	0000H	
		Capture/compare control register n (CCRn) (n = 0, 1)	00H	
		Timer unit mode register n (TUMn) $(n = 0, 1)$	00H	
		Timer control register 1n (TMC1n) $(n = 0, 1)$	00H	
		Signal edge selection register 1n (SESA1n) (n = 0, 1)	00H	
		Prescaler mode register 1n (PRM1n) $(n = 0, 1)$	07H	
		Status register n (STATUSn) (n = 0, 1)	00H	
		Timer connection selection register 0 (TMIC0)	00H	
		Timer 1/timer 2 clock selection register (PRM02)	00H	
		CC1n1 capture input selection register (CSL1n) (n = 0, 1)	00H	
		Timer 1n noise elimination time selection register (NRC1n) (n = 0, 1)	00H	

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (2/6)

On-C	hip Hardware	Register Name	Initial Value After Reset
On-chip	Timer 2	Timer 2 clock stop register 0 (STOPTE0)	0000H
peripheral I/O		Timer 2 clock stop register 0L (STOPTE0L)	00H
1/0		Timer 2 clock stop register 0H (STOPTE0H)	00H
		Timer 2 count clock/control edge selection register 0 (CSE0)	0000H
		Timer 2 count clock/control edge selection register 0L (CSE0L)	00H
		Timer 2 count clock/control edge selection register 0H (CSE0H)	00H
		Timer 2 sub-channel input event edge selection register 0 (SESE0)	0000H
		Timer 2 sub-channel input event edge selection register 0L (SESE0L)	00H
		Timer 2 sub-channel input event edge selection register 0H (SESE0H)	00H
		Timer 2 time base control register 0 (TCRE0)	0000H
		Timer 2 time base control register 0L (TCRE0L)	00H
		Timer 2 time base control register 0H (TCRE0H)	00H
		Timer 2 output control register 0 (OCTLE0)	0000H
		Timer 2 output control register 0L (OCTLE0L)	00H
		Timer 2 output control register 0H (OCTLE0H)	00H
		Timer 2 sub-channel 0, 5 capture/compare control register (CMSE050)	0000H
		Timer 2 sub-channel 1, 2 capture/compare control register (CMSE120)	0000H
		Timer 2 sub-channel 3, 4 capture/compare control register (CMSE340)	0000H
		Timer 2 sub-channel n sub capture/compare register (CVSEn0) (n = 1 to 4)	0000H
		Timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1 to 4)	0000H
		Timer 2 sub-channel n capture/compare register (CVSEn0) (n = 0, 5)	0000H
		Timer 2 time base status register 0 (TBSTATE0)	0101H
		Timer 2 time base status register 0L (TBSTATE0L)	01H
		Timer 2 time base status register 0H (TBSTATE0H)	01H
		Timer 2 capture/compare 1 to 4 status register 0 (CCSTATE0)	0000H
		Timer 2 capture/compare 1 to 4 status register 0L (CCSTATE0L)	00H
		Timer 2 capture/compare 1 to 4 status register 0H (CCSTATE0H)	00H
		Timer 2 output delay register 0 (ODELE0)	0000H
		Timer 2 output delay register 0L (ODELE0L)	00H
		Timer 2 output delay register 0H (ODELE0H)	00H
		Timer 2 software event capture register (OSCE0)	0000H
	Timer 3	Timer 3 (TM3)	0000H
		Capture/compare register 3n (CC3n) (n = 0, 1)	0000H
		Timer control register 30 (TMC30)	00H
		Timer control register 31 (TMC31)	20H

On-C	hip Hardware	Register Name	Initial Value After Reset
On-chip	Timer 3	Valid edge selection register (SESC)	00H
peripheral I/O		Timer 3 clock selection register (PRM03)	00H
1/0		Timer 3 noise elimination time selection register (NRC3)	00H
	Timer 4	Timer 4 (TM4)	0000H
		Compare register 4 (CM4)	0000H
		Timer control register 4 (TMC4)	00H
	Serial interface	Clocked serial interface mode register n (CSIMn) (n = 0, 1)	00H
	function (CSI0, CSI1)	Clocked serial interface clock selection register n (CSICn) (n = 0, 1)	00H
		Clocked serial interface reception buffer register n (SIRBn) $(n = 0, 1)$	0000H
		Clocked serial interface reception buffer register Ln (SIRBLn) (n = 0, 1)	00H
		Clocked serial interface transmission buffer register n (SOTBn) (n = 0, 1)	0000H
		Clocked serial interface transmission buffer register Ln (SOTBLn) (n = 0, 1)	00H
		Clocked serial interface read-only reception buffer register n (SIRBEn) (n = 0, 1)	0000H
		Clocked serial interface read-only reception buffer register Ln (SIRBELn) (n = 0, 1)	00H
		Clocked serial interface initial transmission buffer register n (SOTBFn) $(n = 0, 1)$	0000H
		Clocked serial interface initial transmission buffer register Ln (SOTBFLn) (n = 0, 1)	00H
		Serial I/O shift register n (SIOn) (n = 0, 1)	0000H
		Serial I/O shift register Ln (SIOLn) (n = 0, 1)	00H
		Prescaler mode register (PRSM3)	00H
		Prescaler compare register (PRSCM3)	00H
	Serial interface function (UART0)	Asynchronous serial interface mode register 0 (ASIM0)	01H
		Reception buffer register 0 (RXB0)	FFH
		Asynchronous serial interface status register 0 (ASIS0)	00H
		Transmission buffer register 0 (TXB0)	FFH
		Asynchronous serial interface transmission status register 0 (ASIF0)	00H
		Baud rate generator control register 0 (BRGC0)	FFH
		Clock selection register 0 (CKSR0)	00H
	Serial interface	Asynchronous serial interface mode register n0 (ASIMn0) (n = 1, 2)	81H
	function (UART1,	Asynchronous serial interface mode register n1 (ASIMn1) (n = 1, 2)	00H
	UART2)	Asynchronous serial interface status register n (ASISn) (n = 1, 2)	00H
		2-frame continuous reception buffer register n (RXBn) (n = 1, 2)	Undefined
		Reception buffer register Ln (RXBLn) (n = 1, 2)	Undefined
		2-frame continuous transmission shift register n (TXSn) (n = 1, 2)	Undefined

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (4/6)

On-C	hip Hardware	Register Name	Initial Value After Rese
On-chip	Serial interface	Transmission shift register Ln (TXSLn) (n = 1, 2)	Undefined
peripheral I/O	function (UART1,	Prescaler mode register n (PRSMn) (n = 1, 2)	00H
	UART2)	Prescaler compare register n (PRSCMn) (n = 1, 2)	00H
	Serial interface	CAN message data length register n (M_DLCn) (n = 00 to 31)	Undefined
	function (FCAN)	CAN message control register n (M_CTRLn) (n = 00 to 31)	Undefined
		CAN message time stamp register n (M_TIMEn) (n = 00 to 31)	Undefined
		CAN message data register nm (M_DATAnm) (n = 00 to 31, m = 0 to 7)	Undefined
		CAN message ID register Ln, Hn (M_IDLn, M_IDHn) (n = 00 to 31)	Undefined
		CAN message configuration register n (M_CONFn) (n = 00 to 31)	Undefined
		CAN message status register n (M_STATn) (n = 00 to 31)	Undefined
		CAN status set/clear register n (SC_STATn) (n = 00 to 31)	0000H
		CAN interrupt pending register (CCINTP)	0000H
		CAN global interrupt pending register (CGINTP)	00H
		CAN1 interrupt pending register (C1INTP)	00H
		CAN stop register (CSTOP)	0000H
		CAN global status register (CGST)	0100H
		CAN global interrupt enable register (CGIE)	0A00H
		CAN main clock selection register (CGCS)	7F05H
		CAN time stamp count register (CGTSC)	0000H
		CAN message search start/result register (CGMSS on write; CGMSR on read)	0000H
		CAN1 address mask n register L, H (C1MASKLn, C1MASKHn) (n = 0 to 3)	Undefined
		CAN1 control register (C1CTRL)	0101H
		CAN1 definition register (C1DEF)	0000H
		CAN1 information register (C1LAST)	00FFH
		CAN1 error count register (C1ERC)	0000H
		CAN1 interrupt enable register (C1IE)	0900H
		CAN1 bus active register (C1BA)	00FFH
		CAN1 bit rate prescaler register (C1BRP)	0000H
		CAN1 bus diagnostic information register (C1DINF)	0000H
		CAN1 synchronization control register (C1SYNC)	0218H
		FCAN clock selection register (PRM04)	00H
	A/D converter	A/D scan mode register n0 (ADSCMn0) (n = 0, 1)	0000H
		A/D scan mode register n0L (ADSCMn0L) (n = 0, 1)	00H
		A/D scan mode register n0H (ADSCMn0H) (n = 0, 1)	00H
		A/D scan mode register n1 (ADSCMn1) (n = 0, 1)	0000H
		A/D scan mode register n1L (ADSCMn1L) (n = 0, 1)	00H
		A/D scan mode register n1H (ADSCMn1H) (n = 0, 1)	00H

On-C	Chip Hardware	Register Name	Initial Value After Reset
On-chip	A/D converter	A/D voltage detection mode register n (ADETMn) $(n = 0, 1)$	0000H
peripheral I/O		A/D voltage detection mode register nL (ADETMnL) (n = 0, 1)	00H
1/0		A/D voltage detection mode register nH (ADETMnH) (n = 0, 1)	00H
		A/D conversion result register 0n (ADCR0n) (n = 0 to 7)	0000H
		A/D conversion result register 1n (ADCR1n) $(n = 0 \text{ to } 7)$	0000H
		A/D internal trigger selection register (ITRG0)	00H
	Port function	Ports (P0 to P4, PDH, PCS, PCT, PCM)	Undefined
		Port (PDL)	Undefined
		Port (PDLL)	Undefined
		Port (PDLH)	Undefined
		Mode registers (PM1 to PM4, PMDH, PMCS, PMCT, PMCM)	FFH
		Mode register (PMDL)	FFFFH
		Mode register (PMDLL)	FFH
		Mode register (PMDLH)	FFH
		Mode control registers (PMC1 to PMC4)	00H
		Mode control registers (PMCDH, PMCCS)	00H/FFH
		Mode control register (PMCDL)	0000H/FFFFH
		Mode control register (PMCDLL)	00H/FFH
		Mode control register (PMCDLH)	00H/FFH
		Mode control register (PMCCT)	00H/53H
		Mode control register (PMCCM)	00H/0FH
		Function control registers (PFC1, PFC2)	00H
	NBD function	RAM access data buffer register L (NBDL)	0000H
		RAM access data buffer register LL (NBDLL)	00H
		RAM access data buffer register LU (NBDLU)	00H
		RAM access data buffer register H (NBDH)	0000H
		RAM access data buffer register HL (NBDHL)	00H
		RAM access data buffer register HU (NBDHU)	00H
		DMA source address setting register SL (NBDMSL)	Undefined
		DMA source address setting register SH (NBDMSH)	Undefined
		DMA destination address setting register DL (NBDMDL)	Undefined
		DMA destination address setting register DH (NBDMDH)	Undefined
	Flash memory	Flash programming mode control register (FLPMC)	08H/0CH/00H

Table 15-2. Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset (6/6)

Caution In the table above, "Undefined" means either undefined at the time of a power-on reset or undefined due to data destruction when $\overrightarrow{\text{RESET}} \downarrow$ input and data write timing are synchronized. On a $\overrightarrow{\text{RESET}} \downarrow$ other than this, data is maintained in its previous status.

CHAPTER 16 FLASH MEMORY (µPD70F3116)

The μ PD70F3116 is the flash memory version of the V850E/IA1 and it has an on-chip 256 KB flash memory configured as two 128 KB areas.

Caution There are differences in noise immunity and noise radiation between the flash memory and mask ROM versions. When pre-producing an application set with the flash memory version and then mass producing it with the mask ROM version, be sure to conduct sufficient evaluations on the commercial samples (CS) (not engineering samples (ES)) of the mask ROM versions.

Writing to a flash memory can be performed with memory mounted on the target system (on board). The dedicated flash programmer is connected to the target system to perform writing.

The following can be considered as the development environment and the applications using a flash memory.

- Software can be changed after the V850E/IA1 is solder mounted on the target system.
- Small scale production of various models is made easier by differentiating software.
- Data adjustment in starting mass production is made easier.

16.1 Features

- All area batch erase, or erase in area units (128 KB)
- · Communication through serial interface from the dedicated flash programmer
- Erase/write voltage: VPP = 7.8 V
- On-board programming
- Flash memory programming is possible by the self-programming in area units (128 KB)

16.2 Writing by Flash Programmer

Writing can be performed either on-board or off-board by the dedicated flash programmer.

Caution When writing data with the flash programmer, the operation is always performed at the frequency multiplied by 5 in the PLL mode.

(1) On-board programming

The contents of the flash memory is rewritten after the V850E/IA1 is mounted on the target system. Mount connectors, etc., on the target system to connect the dedicated flash programmer.

(2) Off-board programming

Writing to a flash memory is performed by the dedicated program adapter (FA Series), etc., before mounting the V850E/IA1 on the target system.

Remark The FA Series is a product of Naito Densei Machida Mfg. Co., Ltd.


When the flash programming adapter (FA-144GJ-8EU) is used for writing, connect the pins as follows.

FA-144GJ-8EU	V850E/IA1				
Silk Name	UART0		CSI0		
	Pin Name	Pin No.	Pin Name	Pin No.	
SI	TXD0/P31	38	SO0/P41	30	
SO	RXD0/P30	37	SI0/P40	29	
SCK	-	_	SCK0/P42	31	
X1	X1	23 ^{Note 1}	X1	23 ^{Note 1}	
X2	X2	24 ^{Note 1}	X2	24 ^{Note 1}	
/RESET	RESET	20	RESET	20	
Vpp	Vpp/IC5	89	VPP/IC5	89	
RESERVE/HS	-	_	A16/PDH0 ^{Note 2}	73	
LVDD ^{Note 3}	Vdd3	53, 128	Vdd3	53, 128	
	CVDD	21	CVDD	21	
VDD	Vdd5	56, 91, 125	Vdd5	56, 91, 125	
	AV _{REF0}	137	AV _{REF0}	137	
	AV _{REF1}	4	AV _{REF1}	4	
	MODE1	27	MODE1	27	
	AVDD	2, 135	AVdd	2, 135	
GND	Vss3	54, 127	Vss3	54, 127	
	Vss5	55, 90, 126	Vss5	55, 90, 126	
	AVss	3, 136	AVss	3, 136	
	CVss	22	CVss	22	
	MODE0	26	MODE0	26	
	MODE2	28	MODE2	28	
	NMI/P00	111	NMI/P00	111	
Note 4	CKSEL	25	CKSEL	25	

Table 16-1. Connection of V850E/IA1 Flash Programming Adapter (FA-144GJ-8EU)

Notes 1. Configure the oscillator on the FA-144GJ-8EU board using a resonator and a capacitor. The following figure shows an example of the oscillator.

Example




- 2. Connection is not required for this pin when not using handshakes.
- **3.** The option of dual-power-supply adapter (FA-TVC) for generating 3.3 V is available.
- 4. In PLL mode: GND In direct mode: VDD5

Remark -: Leave open

16.3 Programming Environment

The following shows the environment required for writing programs to the flash memory of the V850E/IA1.






A host machine is required for controlling the dedicated flash programmer.


UART0 or CSI0 is used for the interface between the dedicated flash programmer and the V850E/IA1 to perform writing, erasing, etc. A dedicated program adapter (FA Series) is required for off-board writing. Supply the operating clock of the V850E/IA1 via the oscillator configured on the V850E/IA1 board using a resonator and a capacitor.

16.4 Communication Mode

(1) UART0


Transfer rate: 4,800 bps to 76,800 bps (LSB first)





(2) CSI0

Transfer rate: up to 2 MHz (MSB first)






The dedicated flash programmer outputs transfer clocks and the V850E/IA1 operates as a slave.

(3) Handshake-supported CSI communication

Transfer rate: up to 2 MHz (MSB first)

Figure 16-4. Communication with Dedicated Flash Programmer (Handshake-Supported CSI Communication)



16.5 Pin Connection

When performing on-board writing, install a connector on the target system to connect to the dedicated flash programmer. Also, install a function on-board to switch from the normal operation mode (single-chip modes 0, 1 or ROMless modes 0, 1) to the flash memory programming mode.

In the flash memory programming mode, all the pins not used for flash memory programming become the same status as they were immediately after reset in single-chip mode 0. Therefore, all the ports enter the output high-impedance status, so that pin handling is required when the external device does not acknowledge the output high-impedance status.

16.5.1 VPP pin

In the normal operation mode, 0 V is input to the VPP pin. In the flash memory programming mode, 7.8 V writing voltage is supplied to the VPP pin. The following shows an example of the connection of the VPP pin.




Figure 16-5. Connection Example of VPP Pin

16.5.2 Serial interface pin

The following shows the pins used by each serial interface.

Serial Interface	Pins Used
CSI0	SO0, SI0, SCK0
CSI0 + HS	SO0, SI0, SCK0, PDH0
UART0	TXD0, RXD0

Table 16-2. Pins Used by Each Serial Interface

When connecting a dedicated flash programmer to a serial interface pin that is connected to other devices onboard, care should be taken to avoid the conflict of signals and the malfunction of other devices, etc.

(1) Conflict of signals

When connecting a dedicated flash programmer (output) to a serial interface pin (input) which is connected to another device (output), a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the other device or set the other device to the output high-impedance status.






Figure 16-6. Conflict of Signals (Serial Interface Input Pin)

(2) Malfunction of the other device

When connecting a dedicated flash programmer (output or input) to a serial interface pin (input or output) connected to another device (input), the signal output to the other device may cause the device to malfunction. To avoid this, isolate the connection to the other device or make the setting so that the input signal to the other device is ignored.







16.5.3 RESET pin

When connecting the reset signals of the dedicated flash programmer to the RESET pin, which is connected, to the reset signal generator on-board, a conflict of signals occurs. To avoid the conflict of signals, isolate the connection to the reset signal generator.

When the reset signal is input from the user system in flash memory programming mode, the programming operation will not be performed correctly. Therefore, do not input signals other than the reset signals from the dedicated flash programmer.





16.5.4 NMI pin

Do not change the input signal to the NMI pin in flash memory programming mode. If it is changed in flash memory programming mode, programming may not be performed correctly.

16.5.5 MODE0 to MODE2 pins

To shift to the flash memory programming mode, set MODE0 to high-level or low-level input, MODE1 to high-level input, and MODE2 to low-level input, apply the writing voltage (7.8 V) to the VPP pin, and release reset.

16.5.6 Port pins

When the flash memory programming mode is set, all the port pins except the pins which communicate with the dedicated flash programmer become output high-impedance status. Nothing need be done to these port pins. If problems such as disabling output high-impedance status should occur to the external devices connected to the ports, connect them to VDD5 or VSS5 via resistors.

16.5.7 Other signal pins

Connect X1 and X2 to the same status as in the normal operation mode. The amplitude is 3.3 V.

16.5.8 Power supply


Supply the power supply (VDD3, VSS3, VDD5, VSS5, AVDD, AVREF0, AVREF1, AVSS, CVDD, and CVSS) the same as in normal operation mode. Connect VDD^{Note} and GND of the dedicated flash programmer to VDD3, VSS3, VDD5, and VSS5 (VDD of the dedicated flash programmer is provided with a power supply monitoring function).


Note Connect VDD after converting the power supply to 3.3 V using a regulator.

16.6 Programming Method

16.6.1 Flash memory control

The following shows the procedure for manipulating the flash memory.






16.6.2 Flash memory programming mode

When rewriting the contents of flash memory using the dedicated flash programmer, set the V850E/IA1 in the flash memory programming mode. To switch to this mode, set the MODE0, MODE1, MODE2, and VPP pins before canceling reset.

When performing on-board writing, change modes using a jumper, etc.

- MODE0: High-level or low-level input
- MODE1: High-level input
- MODE2: Low-level input
- Vpp: 7.8 V

Figure 16-10. Flash Memory Programming Mode



16.6.3 Selection of communication mode


In the V850E/IA1, a communication mode is selected by inputting pulses (16 pulses max.) to VPP pin after switching to the flash memory programming mode. The VPP pulse is generated by the dedicated flash programmer. The following shows the relationship between the number of pulses and the communication mode.


Table 16-3. List of Communication Mode

VPP Pulse	Communication Mode	Remarks
0	CSI0	V850E/IA1 performs slave operation, MSB first
3	Handshake-supported CSI	
8	UART0	Communication rate: 9600 bps (after reset), LSB first
Others	RFU (reserved)	Setting prohibited

16.6.4 Communication commands

The V850E/IA1 communicates with the dedicated flash programmer by means of commands. A command sent from the dedicated flash programmer to the V850E/IA1 is called a "command". The response signal sent from the V850E/IA1 to the dedicated flash programmer is called the "response command".





The following shows the commands for controlling flash memory of the V850E/IA1. All of these commands are issued from the dedicated flash programmer, and the V850E/IA1 performs the various processing corresponding to the commands.

Category	Command Name	Function
Verify	Batch verify command	Compares the contents of the entire memory and the input data.
	Area verify command	Compares the contents of the specified area and the input data.
Erase	Batch erase command	Erases the contents of the entire memory.
	Area erase command	Erases the contents of the specified area.
	Write back command	Writes back the contents which were erased.
Blank check	Batch blank check command	Checks the erase state of the entire memory.
	Area blank check command	Checks the erase state of the specified area.
Data write	High-speed write command	Writes data by the specification of the write address and the number of bytes to be written, and executes verify check.
	Continuous write command	Writes data from the address following the high- speed write command executed immediately before, and executes verify check.
System setting and control	Status read out command	Acquires the status of operations.
	Oscillation frequency setting command	Sets the oscillation frequency.
	Erasing time setting command	Sets the erasing time of batch erase.
	Writing time setting command	Sets the writing time of data write.
	Write back time setting command	Sets the write back time.
	Silicon signature command	Reads outs the silicon signature information.
	Reset command	Escapes from each state.

Table 16-4. Commands for Controlling Flash Memory

The V850E/IA1 sends back response commands for the commands issued from the dedicated flash programmer. The following shows the response commands the V850E/IA1 sends out.

Response Command Name	Function	
ACK (acknowledge)	Acknowledges command/data, etc.	
NAK (not acknowledge)	Acknowledges illegal command/data, etc.	

16.7 Flash Memory Programming by Self-Programming

The μ PD70F3116 supports a self-programming function to rewrite the flash memory using a user program. By using this function, the flash memory can be rewritten with a user application. This self-programming function can be also used to upgrade the program in the field.

16.7.1 Outline of self-programming

Self-programming implements erasure and writing of the flash memory by calling the self-programming function (device's internal processing) on the program placed in the block 0 space (000000H to 1FFFFFH) and areas other than internal ROM area. To place the program in the block 0 space and internal ROM area, copy the program to areas other than 000000H to 1FFFFFH (e.g. internal RAM area) and execute the program to call the self-programming function.

To call the self-programming function, change the operating mode from normal operation mode to selfprogramming mode using the flash programming mode control register (FLPMC).




Figure 16-12. Outline of Self-Programming

16.7.2 Self-programming function

The μ PD70F3116 provides self-programming functions, as shown in Table 16-6. By combining these functions, erasing/writing flash memory becomes possible.

Туре	Function Name	Function
Erase	Area erase	Erases the specified area.
Write	Continuous write in word units	Continuously writes the specified memory contents from the specified flash memory address, for the number of words specified in 4-byte units.
	Pre-write	Writes 0 to flash memory before erasure.
Check	Erase verify	Checks whether an over erase occurred after erasure.
	Erase byte verify	Checks whether erasure is complete.
	Internal verify	Checks whether the signal level of the post-write data in flash memory is appropriate.
Write back	Area write back	Writes back the flash memory area in which an over erase occurred.
Acquire information	Flash memory information read	Reads out information about flash memory.

Table 16-6. Function List

16.7.3 Outline of self-programming interface

To execute self-programming using the self-programming interface, the environmental conditions of the hardware and software for manipulating the flash memory must be satisfied.

It is assumed that the self-programming interface is used in an assembly language.

(1) Entry program

This program is to call the internal processing of the device.

It is a part of the application program, and must be executed in memory other than the block 0 space and internal ROM area (flash memory).

(2) Device internal processing

This is manipulation of the flash memory executed inside the device. This processing manipulates the flash memory after it has been called by the entry program.

(3) RAM parameter

This is a RAM area to which the parameters necessary for self-programming, such as write time and erase time, are written. It is set by the application program and referenced by the device internal processing.

The self-programming interface is outlined below.





Figure 16-13. Outline of Self-Programming Interface

16.7.4 Hardware environment

To write or erase the flash memory, a high voltage must be applied to the VPP pin. To execute self-programming, a circuit that can generate a write voltage (VPP) and that can be controlled by software is necessary on the application system. An example of a circuit that can select a voltage to be applied to the VPP pin by manipulating a port is shown below.







The voltage applied to the VPP pin must satisfy the following conditions:

- Hold the voltage applied to the VPP pin at 0 V in the normal operation mode and hold the VPP voltage only while the flash memory is being manipulated.
- The VPP voltage must be stable from before manipulation of the flash memory starts until manipulation is complete.

Cautions 1. Apply 0 V to the VPP pin when reset is released.

- 2. Implement self-programming in single-chip mode 0 or 1.
- 3. Apply the voltage to the VPP pin in the entry program.
- 4. If both writing and erasing are executed by using the self-programming function and flash memory programmer on the target board, be sure to communicate with the programmer using CSI0 (do not use the handshake-supported CSI).





16.7.5 Software environment

The following conditions must be satisfied before using the entry program to call the device internal processing.

ltem	Description
Location of entry program	Execute the entry program in memory other than the block 0 space and flash memory area. The device internal processing cannot be directly called by the program that is executed on the flash memory.
Execution status of program	The device internal processing cannot be called while an interrupt is being serviced (NP bit of PSW = 0 , ID bit of PSW = 1).
Masking interrupts	Mask all the maskable interrupts used. Mask each interrupt by using the corresponding interrupt control register. To mask a maskable interrupt, be sure to specify masking by using the corresponding interrupt control register. Mask the maskable interrupt even when the ID bit of the PSW = 1 (interrupts are disabled).
Manipulation of VPP voltage	Stabilize the voltage applied to the VPP pin (VPP voltage) before starting manipulation of the flash memory. After completion of the manipulation, return the voltage of the VPP pin to 0 V.
Initialization of internal timer	Do not use the internal timer while the flash memory is being manipulated. Because the internal timer is initialized after the flash memory has been used, initialize the timer with the application program to use the timer again.
Stopping reset signal input	Do not input the reset signal while the flash memory is being manipulated. If the reset signal is input while the flash memory is being manipulated, the contents of the flash memory under manipulation become undefined.
Stopping NMI signal input	Do not input the NMI signal while the flash memory is being manipulated. If the NMI signal is input while the flash memory is being manipulated, the flash memory may not be correctly manipulated by the device internal processing. If an NMI occurs while the device internal processing is in progress, the occurrence of the NMI is reflected in the NMI flag of the RAM parameter. If manipulation of the flash memory is affected by the occurrence of the NMI, the function of each self-programming function is reflected in the return value.
Reserving stack area	The device internal processing takes over the stack used by the user program. It is necessary that an area of 300 bytes be reserved for the stack size of the user program when the device internal processing is called. r3 is used as the stack pointer.
Saving general-purpose registers	The device internal processing rewrites the contents of r6 to r14, r20, and r31 (lp). Save and restore these register contents as necessary.

Table 16-7. Software Environmental Conditions

16.7.6 Self-programming function number

To identify a self-programming function, the following numbers are assigned to the respective functions. These function numbers are used as parameters when the device internal processing is called.

Function No.	Function Name
0	Acquiring flash information
1	Erasing area
2 to 4	RFU
5	Area write back
6 to 8	RFU
9	Erase byte verify
10	Erase verify
11 to 15	RFU
16	Continuous write in word units
17 to 19	RFU
20	Pre-write
21	Internal verify
Other	Prohibited

Table 16-8. Self-Programming Function Number

Remark RFU: Reserved for Future Use

16.7.7 Calling parameters

The arguments used to call the self-programming function are shown in the table below. In addition to these arguments, parameters such as the write time and erase time are set to the RAM parameters indicated by ep (r30).

Function Name	First Argument (r6) Function No.	Second Argument (r7)	Third Argument (r8)	Fourth Argument (r9)	Return Value (r10)
Acquiring flash information	0	Option number ^{Note 1}	-	-	Note 1
Erasing area	1	Area erase start address	_	-	0: Normal completion Other than 0: Error
Area write back	5	None (acts on erase manipulation area immediately before)	_	_	None
Erase byte verify	9	Verify start address	Number of bytes to be verified	-	0: Normal completion Other than 0: Error
Erase verify	10	None (acts on erase manipulation area immediately before)	_	_	0: Normal completion Other than 0: Error
Continuous write in word units ^{Note 2}	16	Write start address ^{Note 3}	Start address of write source data ^{Note 3}	Number of words to be written (word units)	0: Normal completion Other than 0: Error
Pre-write	20	Write start address	Number of bytes to be written	-	0: Normal completion Other than 0: Error
Internal verify	21	Verify start address	Number of bytes to be verified	-	0: Normal completion Other than 0: Error

Table 16-9. Calling Parameters

Notes 1. See 16.7.10 Flash information for details.

- 2. Prepare write source data in memory other than the flash memory when data is written continuously in word units.
- **3.** This address must be at a 4-byte boundary.

Caution For all the functions, ep (r30) must indicate the first address of the RAM parameter.

16.7.8 Contents of RAM parameters

Reserve the following 48-byte area in the internal RAM or external RAM for the RAM parameters, and set the parameters to be input. Set the base addresses of these parameters to ep (r30).

Address	Size	I/O	Description	
ep+0	4 bytes	-	For internal operations	
ep+4:Bit 5 ^{Note 1}	1 bit	Input	Operation flag (Be sure to set this flag to 1 before calling the device internal processing.) 0: Normal operation in progress 1: Self-programming in progress	
ep+4:Bit 7 ^{Notes 2, 3}	1 bit	Output	NMI flag 0: NMI not detected 1: NMI detected	
ep+8	4 bytes	Input	Erase time (unsigned 4 bytes) Expressed as 1 count value in units of the internal operation unit time (100 μ s). Set value = Erase time (μ s)/internal operation unit time (μ s) Example: If erase time is 0.4 s $\rightarrow 0.4 \times 1,000,000/100 = 4,000$ (integer operation)	
ep+0xc	4 bytes	Input	Write back time (unsigned 4 bytes) Expressed as 1 count value in units of the internal operation unit time (100 μ s). Set value = Write back time (μ s)/internal operation unit time (μ s) Example: If write back time is 1 ms \rightarrow 1 × 1,000/100 = 10 (integer operation)	
ep+0x10	2 bytes	Input	Timer set value for creating internal operation unit time (unsigned 2 bytes) Write a set value that makes the value of timer 4 the internal operation unit time (100 μ s). Set value = Operating frequency (Hz)/1,000,000 × Internal operation unit time (μ s)/ Timer division ratio (4) + 1 ^{Nete 4} Example: If the operating frequency is 50 MHz \rightarrow 50,000,000/1,000,000 × 100/4 + 1 = 1,251 (integer operation)	
ep+0x12	2 bytes	Input	Timer set value for creating write time (unsigned 2 bytes) Write a set value that makes the value of timer 4 the write time. Set value = Operating frequency (Hz)/Write time (μ s)/Timer division ratio (4) + 1 ^{Note 4} Example: If the operating frequency is 50 MHz and the write time is 20 μ s \rightarrow 50,000,000/1,000,000 × 20/4 + 1 = 251 (integer operation)	
ep+0x14	28 bytes	_	For internal operations	

Table 16-10.	Description of RAM Parameter
--------------	------------------------------

Notes 1. Fifth bit of address of ep+4 (least significant bit is bit 0.)

- 2. Seventh bit of address of ep+4 (least significant bit is bit 0.)
- 3. Clear the NMI flag by the user program because it is not cleared by the device internal processing.
- **4.** The device internal processing sets this value minus 1 to the timer. Because the fraction is rounded up, add 1 as indicated by the expression of the set value.

Caution Be sure to reserve the RAM parameter area at a 4-byte boundary.

16.7.9 Errors during self-programming

The following errors related to manipulation of the flash memory may occur during self-programming. An error occurs if the return value (r10) of each function is not 0.

Error	Function	Description
Overerase error	Erase verify	Excessive erasure occurs.
Undererase error (blank check error)	Erase byte verify	Erasure is insufficient. Additional erase operation is needed.
Verify error	Continuous write in word units	The written data cannot be correctly read. Either an attempt has been made to write to flash memory that has not been erased, or writing is not sufficient.
Internal verify error	Internal verify	The written data is not at the correct signal level.

Table 16-11. Errors During Self-Programming

Caution The overerase error and undererase error may simultaneously occur in the entire flash memory.

16.7.10 Flash information

For the flash information acquisition function (function No. 0), the option number (r7) to be specified and the contents of the return value (r10) are as follows. To acquire all flash information, call the function as many times as required in accordance with the format shown below.


Table 16-12. Flash Information

Option No. (r7)	Return Value (r10)					
0	Specification prohibited					
1	Specification prohibited					
2	Bit representation of return value (MSB: bit 31) FFFFFFFFFFFFFFFFFAAAAAAAFFFFFFFF (LSB: bit 0) Bits 31 to 16: FFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFFF					
3+0	End address of area 0					
3+1	End address of area 1					

- Cautions 1. The start address of area 0 is 0. The "end address + 1" of the preceding area is the start address of the next area.
 - 2. The flash information acquisition function does not check values such as the maximum number of areas specified by the argument of an option. If an illegal value is specified, an undefined value is returned.

16.7.11 Area number

The area numbers and memory map of the μ PD70F3116 are shown below.



16.7.12 Flash programming mode control register (FLPMC)

The flash programming mode control register (FLPMC) is a register used to enable/disable writing to flash memory and to specify the self-programming mode.

This register can be read/written in 8-bit or 1-bit units (the VPP bit (bit 2) is read-only).

- Cautions 1. Be sure to transfer control to the internal RAM or external memory beforehand to manipulate the FLSPM bit. However, in on-board programming mode set by the flash programmer, the specification of FLSPM bit is ignored.
- 7 6 5 4 <3> <2> <1> 0 Address Initial value^{Note} FLPMC 0 VPPDIS VPP 0 0 0 FLSPM 0 FFFFF8D4H 08H/0CH/00H Note 08H: When writing voltage is not applied to the VPP pin 0CH: When writing voltage is applied to the VPP pin 00H: Product not provided with flash memory (μ PD703116) Bit position Bit name Function 3 VPPDIS Enables/disables writing/erasing on-chip flash memory. When this bit is 1, writing/erasing on-chip flash memory is disabled even if a high voltage is applied to the VPP pin. 0: Enables writing/erasing flash memory 1: Disables writing/erasing flash memory 2 VPP Indicates the voltage applied to the VPP pin reaches the writing-enabled level (readonly). This bit is used to check whether writing is possible or not in the selfprogramming mode. 0: Indicates high-voltage application to VPP pin is not detected (the voltage has not reached the writing voltage enable level) 1: Indicates high-voltage application to VPP pin is detected (the voltage has reached the writing voltage enable level) 1 FLSPM Controls switching between internal ROM and the self-programming interface. This bit can switch the mode between the normal mode set by the mode pin on the application system and the self-programming mode. The setting of this bit is valid only if the voltage applied to the VPP pin reaches the writing voltage enable level. 0: Normal mode (for all addresses, instruction fetch is performed from on-chip flash memory) 1: Self-programming mode (device internal processing is started)
- 2. Do not change the initial value of bits 0 and 4 to 7.

Setting data to the flash programming mode control register (FLPMC) is performed in the following sequence.

- <1> Disable interrupts (set the NP bit and ID bit of the PSW to 1).
- <2> Prepare the data to be set in the specific register in a general-purpose register.
- <3> Write data to the peripheral command register (PHCMD).
- <4> Set the flash programming mode control register (FLPMC) by executing the following instructions.
 - Store instruction (ST/SST instructions)
 - Bit manipulation instruction (SET1/CLR1/NOT1 instructions)
- <5> Insert NOP instructions (5 instructions (<5> to <9>)).
- <10> Cancel the interrupt disabled state (reset the NP bit of the PSW to 0).

```
[Description example] <1> LDSR rX, 5
<2> MOV 0x02, r10
<3> ST.B r10, PHCMD[r0]
<4> ST.B r10, FLPMC[r0]
<5> NOP
<6> NOP
<7> NOP
<8> NOP
<9> NOP
<10> LDSR rY, 5
```

Remark rX: Value written to the PSW rY: Value returned to the PSW

No special sequence is required for reading a specific register.

- Cautions 1. If an interrupt is acknowledged between when PHCMD is issued (<3>) and writing to a specific register (<4>) immediately after issuing PHCMD, writing to the specific register may not be performed and a protection error may occur (the PRERR bit of the PHS register = 1). Therefore, set the NP bit of the PSW to 1 (<1>) to disable interrupt acknowledgement. Similarly, disable acknowledgement of interrupts when a bit manipulation instruction is used to set a specific register.
 - 2. Use the same general-purpose register used to set a specific register (<3>) for writing to the PHCMD register (<4>) even though the data written to the PHCMD register is dummy data. This is the same as when a general-purpose register is used for addressing.
 - 3. Before executing this processing, complete all DMA transfer operations.

16.7.13 Calling device internal processing

This section explains the procedure to call the device internal processing from the entry program.

Before calling the device internal processing, make sure that all the conditions of the hardware and software environments are satisfied and that the necessary arguments and RAM parameters have been set. Call the device internal processing by setting the FLSPM bit of the flash programming mode control register (FLPMC) to 1 and then executing the trap 0x1f instruction. The processing is always called using the same procedure. It is assumed that the program of this interface is described in an assembly language.

- <1> Set the FLPMC register as follows:
 - VPPDIS bit = 0 (to enable writing/erasing flash memory)
 - FLSPM bit = 1 (to select self-programming mode)
- <2> Clear the NP bit of the PSW to 0 (to enable NMIs (only when NMIs are used on the application)).
- <3> Execute trap 0x1f to transfer the control to the device's internal processing.
- <4> Set the NP bit and ID bit of the PSW to 1 (to disable all interrupts).
- <5> Set the value to the peripheral command register (PHCMD) that is to be set to the FLPMC register.
- <6> Set the FLPMC register as follows:
 - VPPDIS bit = 1 (to disable writing/erasing flash memory)
 - FLSPM bit = 0 (to select normal operation mode)
- <7> Wait for the internal manipulation setup time (see 16.7.13 (5) Internal manipulation setup parameter).

(1) Parameter

- r6: First argument (sets a self-programming function number)
- r7: Second argument
- r8: Third argument
- r9: Fourth argument
- ep: First address of RAM parameter

(2) Return value

- r10: Return value (return value from device internal processing of 4 bytes)
- ep+4:Bit 7: NMI flag (flag indicating whether an NMI occurred while the device internal processing was being executed)
 - 0: NMI did not occur while device internal processing was being executed.
 - 1: NMI occurred while device internal processing was being executed.

If an NMI occurs while control is being transferred to the device internal processing, the NMI request may never be reflected. Because the NMI flag is not internally reset, this bit must be cleared before calling the device internal processing. After the control returns from the device internal processing, NMI dummy processing can be executed by checking the status of this flag using software.

(3) Description

Transfer control to the device internal processing specified by a function number using the trap instruction. To do this, the hardware and software environmental conditions must be satisfied. Even if trap 0x1f is used in the user application program, trap 0x1f is treated as another operation after the FLPMC register has been set. Therefore, use of the trap instruction is not restricted on the application.

(4) Program example

An example of a program in which the entry program is executed as a subroutine is shown below. In this example, the return address is saved to the stack and then the device internal processing is called. This program must be located in memory other than the block 0 space and flash memory area.

```
ISETUP
           130
                                              -- Internal manipulation setup parameter
EntryProgram:
   add
                -4, sp
                                              -- Prepare
                                              -- Save return address
   st.w
                lp, 0[sp]
                lo(0x00a0), r0, r10
   movea
                                              _ _
   ldsr
                r10, 5
                                              -- PSW = NP, ID
                lo(0x0002), r10
   mov
                                              _ _
   st.b
               r10, PHCMD[r0]
                                              -- PHCMD = 2
   st.b
                r10, FLPMC[r0]
                                              -- VPPDIS = 0, FLSPM = 1
   nop
   nop
   nop
   nop
   nop
                lo(0x0020), r0, r10
   movea
                                              _ _
   ldsr
                r10, 5
                                              -- PSW = ID
   trap
                0x1f
                                              -- Device Internal Process
                lo(0x00a0), r0, r6
   movea
                                              _ _
                r6, 5
   ldsr
                                              -- PSW = NP, ID
   mov
                lo(0x08), r6
   st.b
                r6, PHCMD[r0]
                                              -- PHCMD = 8
                r6, FLPMC[r0]
                                              -- VPPDIS = 1, FLSPM = 0
   st.b
   nop
   nop
   nop
   nop
   nop
   mov
                ISETUP, lp
                                              -- loop time = 130
loop:
   divh
                r6, r6
                                              -- To kill time
                -1, lp
                                              -- Decrement counter
   add
                loop
                                              _ _
   jne
   ld.w
                0[sp], lp
                                              -- Reload lp
   add
                                              -- Dispose
                4, sp
                [lp]
                                              -- Return to caller
   jmp
```

(5) Internal manipulation setup parameter

If the self-programming mode is switched to the normal operation mode, the μ PD70F3116 must wait for 100 μ s before it accesses the flash memory. In the program example in (4) above, the elapse of this wait time is ensured by setting ISETUP to "130" (@ 50 MHz operation). The total number of execution clocks in this example is 39 clocks (divh instruction (35 clocks) + add instruction (1 clock) + jne instruction (3 clocks)). Ensure that a wait time of 100 μ s elapses by using the following expression.

39 clocks (total number of execution clocks) \times 20 ns (@ 50 MHz operation) \times 130 (ISETUP) = 101.4 μ s (wait time)

16.7.14 Erasing flash memory flow

The procedure to erase the flash memory is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.




Figure 16-17. Erasing Flash Memory Flow

16.7.15 Continuous writing flow

The procedure to write data all at once to the flash memory by using the function to continuously write data in word units is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.




Figure 16-18. Continuous Writing Flow

16.7.16 Internal verify flow

The procedure of internal verification is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.




Figure 16-19. Internal Verify Flow

16.7.17 Acquiring flash information flow

The procedure to acquire the flash information is illustrated below. The processing of each function number must be executed in accordance with the specified calling procedure.




Figure 16-20. Acquiring Flash Information Flow

16.7.18 Self-programming library

V850 Series Flash Memory Self-Programming User's Manual is available for reference when executing self-programming.


In this manual, the library uses the self-programming interface of the V850 Series and can be used in C as a utility and as part of the application program. To use the library, thoroughly evaluate it on the application system.

(1) Functional outline

Figure 16-21 outlines the function of the self-programming library. In this figure, a rewriting module is located in area 0 and the data in area 1 is rewritten or erased.

The rewriting module is a user program to rewrite the flash memory. The other areas can be also rewritten by using the flash functions included in this self-programming library. The flash functions expand the entry program in the external memory or internal RAM and call the device internal processing.

When using the self-programming library, make sure that the hardware conditions, such as the write voltage, and the software conditions, such as interrupts, are satisfied.





The configuration of the self-programming library is outlined below.




Figure 16-22. Outline of Self-Programming Library Configuration

16.8 How to Distinguish Flash Memory and Mask ROM Versions

It is possible to distinguish a flash memory version (μ PD70F3116) and a mask ROM version (μ PD703116) by means of software, using the methods shown below.

- <1> Disable interrupts (set the NP bit of PSW to 1).
- <2> Write data to the peripheral command register (PHCMD).
- <3> Set the VPPDIS bit of the flash programming mode control register (FLPMC) to 1.
- <4> Insert NOP instructions (5 instructions (<4> to <8>)).
- <9> Cancel the interrupt disabled state (reset the NP bit of the PSW to 0).
- <10> Read the VPPDIS bit of the flash programming mode control register (FLPMC).
 - If the value read is 0: Mask ROM version (μPD703116)
 - If the value read is 1: Flash memory version (µPD70F3116)

```
[Description example]
                      <1> LDSR rX, 5
                           ST.B r10, PHCMD[r0]
                      <2>
                      <3> SET1
                                 3, FLPMC[r0]
                      <4> NOP
                      <5> NOP
                      <6> NOP
                      <7> NOP
                      <8> NOP
                      <9> LDSR rY, 5
                      <10> TST1
                                 3, FLPMC[r0]
                                               <Start address of self-programming routine>
                           BNZ
                                               <Routine when writing is not performed>
                           BR
```

- **Remark** rX: Value written to the PSW
 - rY: Value returned to the PSW
- Cautions 1. If an interrupt is acknowledged between when PHCMD is issued (<2>) and writing to a specific register (<3>) immediately after issuing PHCMD, writing to a specific register may not be performed and a protection error may occur (the PRERR bit of the PHS register = 1). Therefore, set the NP bit of the PSW to 1 (<1>) to disable interrupt acknowledgement. Similarly, disable acknowledgement of interrupts when a bit manipulation instruction is used to set a specific register.
 - 2. When a store instruction is used for setting a specific register, be sure to use the same general-purpose register used to set the specific register for writing to the PHCMD register even though the data written to the PHCMD register is dummy data. This is the same as when a general-purpose register is used for addressing.
 - 3. Before executing this processing, complete all DMA transfer operations.

CHAPTER 17 TURNING ON/OFF POWER

The V850E/IA1 has three types of power supply pins: 3.3 V power supply pins for internal units (VDD3 and CVDD), 5 V power supply pins for external pins (VDD5 and AVDD), and a flash programming power supply pin (VPP)^{Note}. This chapter explains the I/O pin status when power is turned ON/OFF.

Note μPD70F3116 only

[Recommended timing of turning ON/OFF power]

• To turn ON

Keep the voltage on the VDD5 and AVDD pins at 0 V until the voltage on the VDD3 pin rises to the level at which the operation is guaranteed (3.0 to 3.6 V).

• To turn OFF

Keep the voltage on the V_{DD3} pin at the level at which the operation is guaranteed (3.0 to 3.6 V), until the voltage on the V_{DD5} and AV_{DD} pins has dropped to 0 V.

 When releasing reset status by RESET pin Release the reset status by the RESET pin after both the 3.3 V power supply and 5 V power supply have risen.






Figure 17-1. Recommended Timing of Turning ON/OFF Power

[Other timing]

- If power is supplied to the VDD5 and AVDD pins before the voltage on the VDD3 pins rises to the level at which the operation is guaranteed (3.0 to 3.6 V), the status of the I/O pin is undefined^{Note} until the voltage on the VDD3 pin reaches 3.0 V.
- If the voltage on the V_{DD3} pin drops below the level at which the operation is guaranteed (3.0 to 3.6 V) before the voltage on the V_{DD5} and AV_{DD} pins drops to 0 V, the status of the I/O pin is undefined^{Note}.
 - **Note** This means that the input or output mode of an I/O pin, or the output level of an output pin is not determined.





CHAPTER 18 ELECTRICAL SPECIFICATIONS

18.1 Normal Operation Mode

Absolute Maximum Ratings (T_A = 25°C)


Parameter	Symbol	Conditio	ns	Ratings	Unit		
Power supply voltage	V _{DD3}	VDD3 pin		-0.5 to +4.6	V		
	Vdd5	VDD5 pin		-0.5 to +7.0	V		
	CVDD	CVDD pin		-0.5 to +4.6	V		
	CVss	CVss pin		-0.5 to +0.5	V		
	AVDD	AV _{DD} pin		-0.5 to V _{DD5} + 0.5 ^{Note 1}	V		
	AVss	AVss pin		–0.5 to +0.5	V		
Input voltage	VI1	Other than X1 pin and pins for NBD ^{Note 2}		-0.5 to VDD5 + 0.5 ^{Note 1}	V		
	V _{I2}	V _{PP} pin, <i>μ</i> PD70F3116	Note 3	–0.5 to +8.5	V		
	Vı3	Pins for NBD ^{Note 2}		-0.5 to V _{DD3} + 0.5 ^{Note 1}	V		
	VI4	RESET pin (when VDD3 is supplied)		-0.5 to +6.0	V		
Clock input voltage	Vк	X1 pin		-0.5 to V _{DD3} + 1.0 ^{Note 1}	V		
Analog input voltage	VIAN	ANI00 to ANI07 pins,	$AV_{\text{DD}} > V_{\text{DD5}}$	-0.5 to Vdd5 + 0.5 ^{Note 1}	V		
		ANI10 to ANI17 pins	$V_{\text{DD5}} \geq AV_{\text{DD}}$	-0.5 to AV _{DD} + 0.5 ^{Note 1}	V		
Analog reference input voltage	AVREF	AVREFO pin,	$AV_{\text{DD}} > V_{\text{DD5}}$	-0.5 to Vdd5 + 0.5 ^{Note 1}	V		
		AVREF1 pin	$V_{\text{DD5}} \geq AV_{\text{DD}}$	-0.5 to AV _{DD} + 0.5 ^{Note 1}	V		
Output current, low	lol	Per pin for TO000 to TO005 and TO010 to TO015 pins Per pin other than for TO000 to TO005 and TO010 to TO015 pins		15	mA		
						4.0	mA
		Total for all pins		210	mA		
Output current, high	Іон	Per pin Total for all pins		-4.0	mA		
				-100	mA		
Operating ambient temperature	TA	μPD703116, 703116(A), μPD70F3116, 70F3116(A)				-40 to +85	°C
		μPD703116(A1), 70F	-40 to +110	°C			
Storage temperature	Tstg			-65 to +150	°C		

- **Notes 1.** Be sure not to exceed the absolute maximum ratings (MAX. value) of each power supply voltage.
 - 2. CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins (µPD70F3116 only)
 - 3. Make sure that the following conditions of the VPP voltage application timing are satisfied when the flash memory is written.
 - When power supply voltage rises

VPP must exceed V_{DD3} and V_{DD5} 10 μ s or more after V_{DD3} and V_{DD5} have reached the lower-limit value (V_{DD3}: 3.0 V, V_{DD5}: 4.5 V) of the operating voltage range (see a in the figure below).

• When power supply voltage drops

VDD3 and VDD5 must be lowered 10 μ s or more after VPP falls below the lower-limit value (VDD3: 3.0 V, VDD5: 4.5 V) of the operating voltage range of VDD3 and VDD5 (see b in the figure below).



- Cautions 1. Do not directly connect output (or I/O) pins of IC products to each other, or to VDD, VCC, and GND. Open drain pins or open collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to the high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
 - 2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded. The ratings and conditions shown below for DC characteristics and AC characteristics are

within the range for normal operation and quality assurance.

Capacitance (TA = 25°C, VDD3 = VDD5 = VSS3 = VSS5 = 0 V)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	Cı	fc = 1 MHz			15	pF
I/O capacitance	Сю	Unmeasured pins returned to 0 V.			15	pF
Output capacitance	Co				15	pF


Operating Conditions

Operation Mode	Internal System Clock Frequency (fxx)		Operating Ambient	Power Supply Voltage		
			Temperature (T _A)	Vdd3	Vdd5	
Direct mode	μΡD703116, 703116(A), 70F3116, 70F3116(A)	4 to 25 MHz	–40 to +85°C	3.3 V ±0.3 V	5.0 V ±0.5 V	
	μPD703116(A1), 70F3116(A1)	4 to 16 MHz	–40 to +110°C	3.3 V ±0.3 V	5.0 V ±0.5 V	
PLL mode	μPD703116, 703116(A), 70F3116, 70F3116(A)	4 to 50 MHz	–40 to +85°C	3.3 V ±0.3 V	5.0 V ±0.5 V	
	μPD703116(A1), 70F3116(A1)	4 to 32 MHz	–40 to +110°C	3.3 V ±0.3 V	5.0 V ±0.5 V	

Caution When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (fxx) 32 MHz or lower.

Clock Oscillator Characteristics (T_A = -40 to +85°C: μ PD703116, 703116(A), 70F3116, 70F3116(A), T_A = -40 to +110°C: μ PD703116(A1), 70F3116(A1))

(a) Ceramic resonator or crystal resonator connection




Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Oscillation frequency	fx		4		6.4	MHz

Remarks 1. Connect the oscillator as close to the X1 and X2 pins as possible.

- 2. Do not wire any other signal lines in the area indicated by the broken lines.
- **3.** For the resonator selection and oscillator constant, customers are required to either evaluate the oscillation themselves or apply to the resonator manufacturer for evaluation.

(b) External clock input



Recommended Oscillator Constant

(a) Ceramic resonator

(i) Murata Mfg. Co., Ltd (T_A = -40 to +85°C: μ PD703116, 703116(A), 70F3116, 70F3116(A), T_A = -40 to +110°C: μ PD703116(A1), 70F3116(A1))

Туре	Product Name	Oscillation Frequency	Recommended Circuit Constant			Recommended Voltage Range			
		fx (MHz)	C1 (pF)	C2 (pF)	Rd (Ω)	MIN. (V)	MAX. (V)		
Surface mount	CSTCR4M00G55-R0	4.0	On-chip	On-chip	0	3.0	3.6		
	CSTCR6M00G55-R0	6.0	On-chip	On-chip	0	3.0	3.6		

Caution This oscillator constant is a reference value based on evaluation under a specific environment by the resonator manufacturer.

If optimization of oscillator characteristics is necessary in the actual application, apply to the resonator manufacturer for evaluation on the implementation circuit.

The oscillation voltage and oscillation frequency indicate only oscillator characteristics. Use the V850E/IA1 so that the internal operating conditions are within the specifications of the DC and AC characteristics.

DC Characteristics (TA = -40 to +85°C: µPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

Parameter	Symbol	Co	nditions	MIN.	TYP.	MAX.	Unit
Input voltage, high	VIH1	Pins for bus contro	DI ^{Note 1}	2.2		Vdd5	V
	VIH2	Pins for NBD ^{Note 2}		0.8Vdd3		V _{DD3}	V
	Vінз	Port pins ^{Note 3}		0.7Vdd5		Vdd5	V
	VIH4	Port pins other that	an Notes 1, 2, 3	0.8Vdd5		Vdd5	V
	VIH5	X1 pin		0.8Vdd3		Vdd3 +0.3	V
	VIH6	RESET pin	0.8Vdd3		5.5	V	
Input voltage, low	VIL1	Pins for bus contro	0		0.8	V	
	VIL2	Pins for NBD ^{Note 2}		0		0.2Vdd3	V
	VIL3	Port pins ^{Note 3}		0		0.3Vdd5	V
	VIL4	Port pins other that	an Notes 1, 2, 3	0		0.2Vdd5	V
	VIL5	X1 pin	-0.5		0.15Vdd3	V	
	VIL6	RESET pin	0		0.2Vdd3	V	
	Vон1	Pins other than Note 4	lон = −2.5 mA	Vdd5 -1.0			V
	Vон2	Pins for NBD ^{Note 4}	Іон = -2.5 mA	Vdd3 -1.0			V
Output voltage, low	Vol1	PWM output ^{Note 5}	lo∟ = 15 mA			2.0	V
			lo∟ = 2.5 mA			0.4	V
	Vol2	Pins other than Notes 4, 5	lo∟ = 2.5 mA			0.4	V
	Vol3	Pins for NBD ^{Note 4}	lo∟ = 2.5 mA			0.4	V
Input leakage current, high	Ілн	Vi = Vdd5				10	μA
Input leakage current, low	ILIL	V1 = 0 V				-10	μA
Output leakage current, high	Ігон	Vo = Vdd5				10	μA
Output leakage current, low	Ilol	Vo = 0 V				-10	μA
Analog pin input leakage current	Ilian	ANI00 to ANI07, AI	NI10 to ANI17 pins			±10	μA

$VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, VDD5 = 5 \text{ V} \pm 0.5 \text{ V}, VSS3 = VSS5 = CVSS = 0 \text{ V}) (1/2)$

- Notes 1. AD0/PDL0 to AD15/PDL15, A16/PDH0 to A23/PDH7, LWR/PCT0, UWR/PCT1, PCT2, PCT3, RD/PCT4, PCT5, ASTB/PCT6, PCT7, WAIT/PCM0, CLKOUT/PCM1, HLDAK/PCM2, HLDRQ/PCM3, PCM4, CS0/PCS0 to CS7/PCS7 pins
 - **2.** CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins (µPD70F3116 only)
 - 3. P31/TXD0, P33/TXD1, P36/TXD2, P41/SO0, P44/SO1, P47/CTXD pins
 - **4.** AD0_DBG to AD3_DBG, TRIG_DBG pins (µPD70F3116 only)
 - **5.** TO000 to TO005, TO010 to TO015 pins

DC Characteristics (TA = -40 to +85°C: µPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

 $VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, VDD5 = 5 \text{ V} \pm 0.5 \text{ V}, VSS3 = VSS5 = CVSS = 0 \text{ V}) (2/2)$

Parame	eter	Symbol		Conditions		MIN.	TYP.	MAX.	Unit
Power supply	In	IDD1	μPD703116	Vdd3 + CVdd	Note 2		1.9fxx + 2.8	2.5fxx + 5.0	mA
current ^{Note 1}	normal mode			V _{DD5}	Note 3		0.8fxx + 0.8	1.0fxx	mA
	mode		μPD70F3116	Vdd3 + CVdd	Note 2		2.4fxx + 12	3.6fxx + 18	mA
				V _{DD5}	Note 3		30	50	mA
	In HALT IDD2 //PD70311 mode	μPD703116	Vdd3 + CVdd	Note 2		0.9fxx + 6.8	1.8fxx + 4.0	mA	
				V _{DD5}	Note 3		20	40	mA
			μPD70F3116	Vdd3 + CVdd	Note 2		1.2fxx	2.3fxx	mA
				V _{DD5}	Note 3		20	40	mA
	In IDLE	IDD3	Vdd3 + CVdd				3.0	10	mA
	mode		Vdd5	Note 3			0.5	2.0	mA
	In STOP	IDD4	$V_{\text{DD3}} + C V_{\text{DD}} \qquad -40^{\circ} C \leq T_{\text{A}} \leq +85^{\circ} C \qquad \qquad$			20	1200	μA	
	mode			$-40^{\circ}C \le T_{A} \le +$	$-40^\circ C \leq T_{\text{A}} \leq +110^\circ C$		20	3500	μA
			V _{DD5}	Note 3			10	120	μA

Notes 1. Value in the PLL mode

- 2. Determine the value by calculating fxx from the operating conditions.
- 3. The current of the TO000 to TO005 and TO010 to TO015 pins is not included.

Remarks 1. fxx: Internal system clock frequency (MHz)

- 2. An example of calculating the power supply current is shown below.
 - Power supply current (TYP.) of the V850E/IA1 in normal mode when fxx = 32 MHz
 VDD3 + CVDD: IDD1 = 2.4fxx + 12 = 2.4 × 32 + 12 = 88.8 mA
 VDD5: IDD1 = 30 mA

User's Manual U14492EJ4V1UD

Parameter	Symbol		Condition	S	MIN.	TYP.	MAX.	Unit
Data retention voltage	Vdddr	STOP I	mode, Vdd3 =	= Vdddr	1.5		3.6	V
	HVDDDR	STOP I	mode, Vdd5 :	= HVdddr	3.6		5.5	V
Data retention current	Idddr	Vdd3 =				20	1200	μA
		Vdddr	$-40^{\circ}C \le T$	₄ ≤ + 110°C		20	3500	μA
	HIDDDR	VDD5 = HVDDDR Note 1			10	120	μA	
Power supply voltage rise time	t RVD				200			μS
Power supply voltage fall time	tevd				200			μS
Power supply voltage retention time (from STOP mode setting)	thvd				0			ms
STOP release signal input time	t DREL				0			ns
Data retention input voltage, high	VIHDR	Note 2			0.8HVdddr		HVdddr	V
		Note 3			0.8Vdddr		Vdddr	V
Data retention input voltage, low	Vildr	Note 2			0		0.2HVDDDR	V
		Note 3			0		0.2Vdddr	V


Data Retention Characteristics (T_A = -40 to +85°C: μ PD703116, 703116(A), 70F3116, 70F3116(A),

T_A = -40 to +110°C: μPD703116(A1), 70F3116(A1))

Notes 1. The current of the TO000 to TO005 and TO010 to TO015 pins is not included.

- P00/NMI, P01/ESO0/INTP0, P02/ESO1/INTP1, P03/ADTRG0/INTP2, P04/ADTRG1/INTP3, P05/INTP4 to P07/INTP6, P10/TIUD10/T010, P11/TCUD10/INTP100, P12/TCLR10/INTP101, P13/TIUD11/T011, P14/TCUD11/INTP110, P15/TCLR11/INTP111, P20/TI2/INTP20, P21/TO21/INTP21 to P24/TO24/INTP24, P25/TCLR2/INTP25, P26/TI3/TCLR3/INTP30, P27/TO3/INTP31, P30/RXD0, P32/RXD1, P34/ASCK1, P35/RXD2, P37/ASCK2, P40/SI0, P42/SCK0, P43/SI1, P45/SCK1, P46/CRXD, MODE0 to MODE2, CKSEL, RESET pins
- 3. CLK_DBG, SYNC, AD0_DBG to AD3_DBG pins (µPD70F3116 only)







```
AC Characteristics (TA = -40 to +85°C: \muPD703116, 703116(A), 70F3116, 70F3116(A),
T<sub>A</sub> = -40 to +110°C: \muPD703116(A1), 70F3116(A1),
VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, VSS3 = VSS5 = CVSS = 0 V,
output pin load capacitance: CL = 50 pF)
```

AC test input test points


(a) Other than (b) to (d) below




(b) AD0/PDL0 to AD15/PDL15, A16/PDH0 to A23/PDH7, <u>LWR</u>/PCT0, <u>UWR</u>/PCT1, PCT2, PCT3, <u>RD</u>/PCT4, PCT5, ASTB/PCT6, PCT7, <u>WAIT</u>/PCM0, CLKOUT/PCM1, <u>HLDAK</u>/PCM2, <u>HLDRQ</u>/PCM3, PCM4, <u>CS0</u>/PCS0 to <u>CS7</u>/PCS7 pins




(c) CLK_DBG^{Note}, SYNC^{Note}, AD0_DBG to AD3_DBG^{Note}, RESET pins






(d) X1 pin




AC test output test points


(a) Pins other than (b) below



(b) AD0_DBG to AD3_DBG, TRIG_DBG pins (µPD70F3116 only)



Load conditions



(1) Clock timing (1/2)

(TA = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

 $VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, \text{ VDD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ VSS3} = \text{VSS5} = C\text{VSS} = 0 \text{ V},$

output pin load capacitance: CL = 50 pF)

Parameter	Syr	nbol	Con	ditions	MIN.	MAX.	Unit
X1 input cycle	<1>	tcyx	Direct mode	Note 1	31.25	125	ns
			PLL mode		156	250	ns
			Direct mode	Note 2	20	125	ns
			PLL mode		156	250	ns
X1 input high-level width	<2>	twxн	Direct mode		6		ns
			PLL mode		50		ns
X1 input low-level width	<3>	twx∟	Direct mode	Direct mode			ns
			PLL mode		50		ns
X1 input rise time	<4>	txr	Direct mode			4	ns
			PLL mode			10	ns
X1 input fall time	<5>	tхғ	Direct mode			4	ns
			PLL mode			10	ns
CPU operation frequency	_	fxx	Note 2		4	50	MHz
			Note 1		4	32	MHz
			CLKOUT signa	l used ^{Note 3}	4	32	MHz
CLKOUT output cycle	<6>	tсүк	Note 2		20	250	ns
			Note 1		31.25	250	ns
			CLKOUT signa	l used ^{Note 3}	31.25	250	ns
CLKOUT high-level width	<7>	twкн			0.5T – 9		ns
CLKOUT low-level width	<8>	twĸ∟			0.5T – 11		ns
CLKOUT rise time	<9>	t kr				11	ns
CLKOUT fall time	<10>	tкғ				9	ns
Delay time from X1 \downarrow to CLKOUT	<11>	tdxк	Direct mode			40	ns


Notes 1. $-40^{\circ}C \le T_{A} \le +110^{\circ}C$

2. $-40^{\circ}C \le T_{\text{A}} \le +85^{\circ}C$

3. When interfacing to the external devices using the CLKOUT signal, make the internal system clock frequency (fxx) 32 MHz or lower.

Remark T = tcyk

(1) Clock timing (2/2)



(2) Output waveform (except for CLKOUT)

(TA = -40 to +85°C: μ PD703116, 703116(A), 70F3116, 70F3116(A), TA = -40 to +110°C: μ PD703116(A1), 70F3116(A1), VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V ±0.5 V, VSS3 = VSS5 = CVSS = 0 V, output pin load capacitance: CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	<12>	tor			15	ns
Output fall time	<13>	to⊧			15	ns



(3) Reset timing

(TA = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),


T_A = -40 to +110°C: μPD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V \pm 0.5 V, VSS3 = VSS5 = CVSS = 0 V, CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET pin high-level width	<14>	twrsh		500		ns
RESET pin low-level width	<15>	twrsl	At power-on and at STOP mode release	500 + Tost		ns
			Other than at power-on and at STOP mode release	500		ns

Caution	Thoroughly evaluate the oscillation stabilization time.
---------	---------------------------------------------------------

Remark Tost: Oscillation stabilization time



(4) Multiplex bus timing

(a) CLKOUT asynchronous (TA = -40 to +85°C: μ PD703116, 703116(A), 70F3116, 70F3116(A), TA = -40 to +110°C: μ PD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, $VDD5 = 5 V \pm 0.5 V$, VSS3 = VSS5 = CVSS = 0 V,

output pin load capacitance: CL = 50 pF)

Parameter	Sy	mbol	Conditions	MIN.	MAX.	Unit
Address setup time (to ASTB \downarrow)	<16>	t sast		(0.5 + was)T – 16		ns
Address hold time (from ASTB↓)	<17>	t HSTA		(0.5 + wан)T – 15		ns
Address float delay time from $\overline{RD}\downarrow$	<18>	t FRDA			11	ns
Data input setup time from address	<19>	t said			(2 + w + was + wah)T - 40	ns
Data input setup time from $\overline{RD}\downarrow$	<20>	tsrdid			(1 + w)T – 40	ns
Delay time from ASTB \downarrow to $\overline{\text{RD}}$, $\overline{\text{LWR}}$, $\overline{\text{UWR}}\downarrow$	<21>	t dstrdwr		(0.5 + wан)T – 15		ns
Data input hold time (from \overline{RD}^{\uparrow})	<22>	thrdid		0		ns
Address output time from \overline{RD}	<23>	t drda		(1 + i)T – 15		ns
Delay time from $\overline{RD}, \overline{LWR}, \overline{UWR} \uparrow$ to ASTB \uparrow	<24>	t DRDWRST		0.5T – 15		ns
Delay time from $\overline{RD}\uparrow$ to $ASTB\downarrow$	<25>	t DRDST		(1.5 + i + was)T - 15		ns
RD, LWR, UWR low-level width	<26>	twrdwrl		(1 + w)T – 22		ns
ASTB high-level width	<27>	twsтн		(1 + was)T – 15		ns
Data output time from \overline{LWR} , $\overline{UWR}\downarrow$	<28>	t dwrod			10	ns
Data output setup time (to $\overline{\text{LWR}}$, $\overline{\text{UWR}}$)	<29>	t sodwr		(1 + w)T – 25		ns
Data output hold time (from \overline{LWR} , \overline{UWR})	<30>	t hwrod		T – 20		ns
WAIT setup time (to address)	<31>	tsawt1	w ≥ 1		(1.5 + was + wah)T - 40	ns
	<32>	tsawt2			(1.5+w+was+waн)T -40	ns
WAIT hold time (from address)	<33>	t HAWT1	w ≥ 1	(0.5 + w + was+wah)T		ns
	<34>	thawt2		(1.5 + w + was+wah)T		ns
WAIT setup time (to ASTB↓)	<35>	tsstwt1	w ≥ 1		(1 + wан)Т – 32	ns
	<36>	tsstwt2			(1 + w + wан)Т — 32	ns
WAIT hold time (from ASTB↓)	<37>	tHSTWT1	w ≥ 1	(w +wah)T		ns
	<38>	tHSTWT2		(1 + w + wан)Т		ns
HLDRQ high-level width	<39>	twнqн		T + 10		ns
HLDAK low-level width	<40>	twhal		T – 15		ns
Delay time from address float to $\overline{HLDAK} \downarrow$	<41>	t dfha		-12		ns
Delay time from HLDAK [↑] to bus output	<42>	t DHAC		-7		ns
Delay time from $\overline{HLDRQ}\downarrow$ to $\overline{HLDAK}\downarrow$	<43>	tdhqha1		2T		ns
Delay time from HLDRQ↑ to HLDAK↑	<44>			0.5T	1.5T + 30	ns

Remarks 1. T = tcyk

- 2. w: Number of wait clocks inserted in the bus cycle
 - The sampling timing changes when a programmable wait is inserted.
- 3. i: Number of idle states inserted after the read cycle (0 or 1)
- 4. was: Number of address setup wait states (0 or 1)
- 5. WAH: Number of address hold wait states (0 or 1)
- 6. Observe at least either of the data input hold time their or there.
- 7. For the number of wait clocks to be inserted, refer to 4.6.3 Relationship between programmable wait and external wait.

(b) CLKOUT synchronous (TA = -40 to $+85^{\circ}$ C: μ PD703116, 703116(A), 70F3116, 70F3116(A),

```
TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),
```


```
VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, \text{ VDD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ VSS3} = \text{VSS5} = C\text{VSS} = 0 \text{ V},
```

```
output pin load capacitance: CL = 50 pF)
```

Parameter	S	ymbol	Conditions	MIN.	MAX.	Unit
Delay time from CLKOUT↑ to address	<45>	t dka		-7	19	ns
Delay time from CLKOUT↑ to address float	<46>	tғка		-12	15	ns
Delay time from CLKOUT↓ to ASTB	<47>	t DKST		— 3 + w ан T	19 + wанТ	ns
Delay time from CLKOUT↑ to RD, UWR, UWR	<48>	t dkrdwr		-5	19	ns
Data input setup time (to CLKOUT↑)	<49>	tsidk		21		ns
Data input hold time (from CLKOUT↑)	<50>	thkid		5		ns
Delay time from CLKOUT↑ to data output	<51>	t dkod			19	ns
$\overline{\text{WAIT}}$ setup time (to CLKOUT \downarrow)	<52>	tswтк		21		ns
WAIT hold time (from CLKOUT↓)	<53>	tнкwт		5		ns
HLDRQ setup time (to CLKOUT↓)	<54>	tsнак		21		ns
HLDRQ hold time (from CLKOUT↓)	<55>	tнкнq		5		ns
Delay time from CLKOUT↑ to HLDAK	<56>	t dkha			19	ns
Delay time from CLKOUT↑ to address float	<57>	t dkf			19	ns

Remarks 1. T = tcyk


- 2. WAH: Number of address hold wait states (0 or 1)
- 3. Observe at least either of the data input hold time their or therein.



(c) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)


Remark $\overline{\text{LWR}}$ and $\overline{\text{UWR}}$ are high level.

 \star



(d) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)

(e) Bus hold



User's Manual U14492EJ4V1UD

(5) Interrupt timing

(TA = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, $VDD5 = 5 V \pm 0.5 V$, VSS3 = VSS5 = CVSS = 0 V, CL = 50 pF)

Parameter	Sym	nbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	<58>	twnih		500		ns
NMI low-level width	<59>	twn∟		500		ns
INTPn high-level width	<60>	twith	n = 0 to 6	500		ns
			n = 100, 101, 110, 111, 30, 31	5T + 10		ns
			n = 20 to 25 (when analog filter specified)	500		ns
			n = 20 to 25 (when digital filter specified)	5T + 10		ns
INTPn low-level width	<61>	twi⊤∟	n = 0 to 6	500		ns
			n = 100, 101, 110, 111, 30, 31	5T + 10		ns
			n = 20 to 25 (when analog filter specified)	500		ns
			n = 20 to 25 (when digital filter specified)	5T + 10		ns

Remark T: Digital filter sampling clock

T can be selected by setting the following registers.

• INTP100, INTP101:

Can be selected from fxxTM10, fxxTM10/2, fxxTM10/4, and fxxTM10/8 by setting the NRC101 and NRC100 bits of the timer 10 noise elimination time selection register (NRC10) (fxxTM10: clock selected with the timer 1/timer 2 clock selection register (PRM02)).

• INTP110, INTP111:


Can be selected from fxxTM11, fxxTM11/2, fxxTM11/4, and fxxTM11/8 by setting the NRC111 and NRC110 bits of the timer 11 noise elimination time selection register (NRC11) (fxxTM11: clock selected with the PRM02 register).

• INTP30:

Can be selected from fxxTM3/2, fxxTM3/4, fxxTM3/8, and fxxTM3/16 by setting the NRC31 and NRC30 bits of the timer 3 noise elimination time selection register (NRC3) (fxxTM3: clock selected with the timer 3 clock selection register (PRM03)).

• INTP31:

Can be selected from fxxTM3/32, fxxTM3/64, fxxTM3/128, and fxxTM3/256 by setting the NRC33 and NRC32 bits of the timer 3 noise elimination time selection register (NRC3) (fxxTM3: clock selected with the PRM03 register).



(6) Timer input timing

(TA = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A), TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

$VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, \text{ VDD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ VSS3} = \text{ VSS5} = CVSS = 0 \text{ V}, \text{ CL} = 50 \text{ pF}$

Parameter	S	symbol	Conditions	MIN.	MAX.	Unit
TIUDn, TCUDn high-/low-level width	<62>	twudh, twudl	n = 10, 11	5T + 10		ns
TIUDn, TCUDn input time difference	<63>	tрнир	n = 10, 11	2T + 10		ns
TCLRn high-/low-level width	<64>	twтсн, twтс∟	n = 10, 11, 2 (other than for through input), 3	5T + 10		ns
			n = 2 (for through input ^{Note})	2T + 10		ns
TIn high-/low-level width	<65>	tw⊤iн, tw⊤i∟	n = 2 (other than for through input), 3	5T + 10		ns
			n = 2 (for through input ^{Note})	2T + 10		ns

Note When setting the timer 2 count clock/control edge selection register 0 (CSE0)'s CESE1 bit to 1 and CESE0 bit to 0.

Remarks 1. T: Digital filter sampling clock

- T can be selected by setting the following registers.
- When using TIUDn, TCUDn, and TCLRn (n = 10, 11), the following cycles can be selected by setting the NRCn1 and NRCn0 bits of timer n noise elimination time selection register (NRCn). When fxx/2 is selected for the timer n base clock: fxx/2, fxx/4, fxx/8, fxx/16


When fxx/4 is selected for the timer n base clock: fxx/4, fxx/8, fxx/16, fxx/32

- When using TCLR2 and TI2, the following cycles can be selected by setting the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02).
 - When fxx/2 is selected for the timer 2 base clock: fxx/2
 - When fxx/4 is selected for the timer 2 base clock: fxx/4
- When using TCLR3 and TI3, the following cycles can be selected by setting the NRC31 and NRC30 bits of timer 3 noise elimination time selection register (NRC3).

When fxx is selected for the timer 3 base clock: fxx/2, fxx/4, fxx/8, fxx/16

When fxx/2 is selected for the timer 3 base clock: fxx/4, fxx/8, fxx/16, fxx/32

2. fxx: Internal system clock frequency



(7) Timer operating frequency

(TA = -40 to +85°C: µPD703116, 703116(A), 70F3116, 70F3116(A),

T_A = -40 to +110°C: μPD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, $VDD5 = 5 V \pm 0.5 V$, VSS3 = VSS5 = CVSS = 0 V,

output pin load capacitance: CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Timer 00, 01 operating frequency	Τo	$-40^{\circ}C \leq T_{\text{A}} \leq +85^{\circ}C$		40	MHz
		$-40^\circ C \leq T_A \leq +110^\circ C$		32	MHz
Timer 10, 11 operating frequency	T 1			16	MHz
Timer 20, 21 operating frequency ^{Note}	T ₂			16	MHz
Timer 3 operating frequency	Тз			32	MHz

 Notes 1. Setting the TESnE1 and TESnE0 bits of timer 2 count clock/control edge select register 0 (CSE0) to 11B (both rising/falling edges) is prohibited when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) is 1B (fcLK = fxx/2)

> Set the VSWC register to 15H when the PRM2 bit of the timer 1/timer 2 clock selection register (PRM02) = 0B (fcLk = fxx/4).

(8) CSI timing (1/2)

*

(a) Master mode

(T_A = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, $VDD5 = 5 V \pm 0.5 V$, VSS3 = VSS5 = CVSS = 0 V,

output pin load capacitance: CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
SCKn cycle	<66>	tcysk1	Output	200		ns
SCKn high-level width	<67>	twsk1H	Output	0.5tcүsк1 – 25		ns
SCKn low-level width	<68>	twsk1L	Output	0.5tcүsк1 – 25		ns
SIn setup time (to SCKn↑)	<69>	tssisk		35		ns
SIn hold time (from $\overline{\text{SCKn}}$)	<70>	tHSKSI		30		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$)	<71>	t DSKSO			30	ns
SOn output hold time (from $\overline{\text{SCKn}}$ [↑])	<72>	t HSKSO		0.5tcysк1 – 20		ns

Remark n = 0, 1

- (8) CSI timing (2/2)
 - (b) Slave mode

(TA = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),


TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V \pm 0.5 V, VSS3 = VSS5 = CVSS = 0 V,

output pin load capacitance: CL = 50 pF)

Parameter	Syr	nbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<66>	tcysk1	Input	200		ns
SCKn high-level width	<67>	twsk1H	Input	90		ns
SCKn low-level width	<68>	twsk1L	Input	90		ns
SIn setup time (to SCKn↑)	<69>	tssisk		50		ns
SIn hold time (from $\overline{\text{SCKn}}\uparrow$)	<70>	t HSKSI		50		ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$)	<71>	tdskso			55	ns
SOn output hold time (from $\overline{\text{SCKn}}\uparrow$)	<72>	t HSKSO		twsĸ1H		ns

Remark n = 0, 1



(9) UART0 timing

(TA = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

 $VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, \text{ VDD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ VSS3} = \text{VSS5} = C\text{VSS} = 0 \text{ V},$

output pin load capacitance: CL = 50 pF)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
UART0 baud rate generator input frequency	fbrg			25	MHz

Remark fbrg (UART0 baud rate generator input frequency) can be selected from fxx, fxx/2, fxx/4, fxx/8, fxx/16, fxx/32, fxx/64, fxx/128, fxx/256, fxx/512, fxx/1024, and fxx/2048 by setting the TPS3 to TPS0 bits of clock selection register 0 (CKSR0) (fxx: Internal system clock frequency).

(10) UART1, UART2 timing (1/2)

(a) Clocked master mode

(TA = -40 to +85°C: µPD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

VDD3 = CVDD = 3.0 to 3.6 V, VDD5 = 5 V \pm 0.5 V, VSS3 = VSS5 = CVSS = 0 V,

output pin load capacitance: CL = 50 pF)

Parameter		Symbol	Conditions	MIN.	MAX.	Unit
ASCKn cycle	<73>	tcysko	Output	1000		ns
ASCKn high-level width	<74>	twsкoн	Output	k T – 20		ns
ASCKn low-level width	<75>	t wskol	Output	k T – 20		ns
RXDn setup time (to ASCKn↑)	<76>	t srxsk		1.5 T + 35		ns
RXDn hold time (from ASCKn↑)	<77>	t HSKRX		0		ns
TXDn output delay time (from \overline{ASCKn})	<78>	t dsktx			T + 10	ns
TXDn output hold time (from ASCKn↑)	<79>	tнsктх		(k + 1)T – 20		ns

Remarks 1. T = 2tcyk

2. k: Setting value of prescaler compare register n (PRSCMn) of UARTn

3. n = 1, 2

(10) UART1, UART2 timing (2/2)

(b) Clocked slave mode

(TA = -40 to +85°C: *µ*PD703116, 703116(A), 70F3116, 70F3116(A),

TA = -40 to +110°C: μPD703116(A1), 70F3116(A1),

 $VDD3 = CVDD = 3.0 \text{ to } 3.6 \text{ V}, \text{ VDD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ VSS3} = \text{VSS5} = C\text{VSS} = 0 \text{ V},$


output pin load capacitance: CL = 50 pF)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
ASCKn cycle	<73>	tcysko	Input	1000		ns
ASCKn high-level width	<74>	twsкон	Input	4 T + 80		ns
ASCKn low-level width	<75>	t wskol	Input	4 T + 80		ns
RXDn setup time (to ASCKn↑)	<76>	t srxsk		T + 10		ns
RXDn hold time (from ASCKn↑)	<77>	t HSKRX		T + 10		ns
TXDn output delay time (from $\overline{\text{ASCKn}}\downarrow$)	<78>	t dsktx			2.5 T + 45	ns
TXDn output hold time (from $\overline{\text{ASCKn}}^{\uparrow}$)	<79>	tнsктх		k T + 1.5 T		ns

Remarks 1. T = 2tcyk

2. k: Setting value of PRSCMn register of UARTn

3. n = 1, 2




(11) NBD timing (µPD70F3116 only)

$(TA = 0 \text{ to } +40^{\circ}\text{C}, \text{VDD3} = \text{CVDD} = 3.0 \text{ to } 3.6 \text{ V}, \text{VDD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{VSS3} = \text{VSS5} = \text{CVSS} = 0 \text{ V},$

output pin load capacitance: C∟ = 100 pF)

Parameter		Symbol	Conditions	MIN.	MAX.	Unit
NBD cycle	<80>	t NDCYC		80		ns
NBD cycle low-level width	<81>	tNDL		35		ns
NBD data output delay time	<82>	tNDD		5	tNDCYC – 20	ns
NBD data output hold time	<83>	t NDHD		2		ns
NBD data input setup time	<84>	tNDS		20		ns
NBD data input hold time	<85>	t NDH		5		ns
SYNC input setup time	<86>	t NDSYS		20		ns
SYNC input hold time	<87>	t NDSYH		5		ns



A/D Converter Characteristics

(T_A = -40 to +85°C: μPD703116, 703116(A), 70F3116, 70F3116(A),

 $T_A = -40 \text{ to } +110^{\circ}\text{C}: \ \mu\text{PD703116(A1)}, \ 70\text{F3116(A1)},$

 $V_{DD3} = CV_{DD} = 3.0 \text{ to } 3.6 \text{ V}, \text{ AV}_{DD} = V_{DD5} = 5 \text{ V} \pm 0.5 \text{ V}, \text{ AV}_{SS} = V_{SS3} = V_{SS5} = CV_{SS} = 0 \text{ V}, C_{L} = 50 \text{ pF}$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	-		10			bit
Overall error ^{Note 1}	-				±5	LSB
Quantization error	-				±1/2	LSB
Conversion time	t CONV		5		10	μs
Sampling time	t SAMP		833			ns
Zero-scale error ^{Note 1}	-				±3	LSB
Full-scale error ^{Note 1}	-				±3	LSB
Differential linearity error ^{Note 1}	-				±3	LSB
Integral linearity error ^{Note 1}	-				±5	LSB
Analog input voltage	VIAN		-0.3		AVREFn + 0.3	V
Analog reference voltage	AVREF	$AV_{REFn} = AV_{DD}$	4.5		5.5	V
AVREFn input current ^{Note 2}	AIREF			1	2	mA
AVDD power supply current ^{Note 2}	Aldd			3	6	mA

Notes 1. The quantization error (± 0.5 LSB) is not included.

2. The V850E/IA1 incorporates two A/D converters. This is the rated value for one converter.

Remarks 1. LSB: Least Significant Bit

2. n = 0, 1

18.2 Flash Memory Programming Mode (μPD70F3116 only)

Basic Characteristics (T_A = 0 to 70°C (during rewrite),

$T_A = -40$ to +85°C (except during rewrite): μ PD70F3116, 70F3116(A),

$T_A = -40$ to +110°C (except during rewrite): μ PD70F3116(A1),

 $V_{DD3} = CV_{DD} = 3.0 \text{ to } 3.6 \text{ V}, V_{DD5} = 5 \text{ V} \pm 0.5 \text{ V}, V_{SS3} = V_{SS5} = CV_{SS} = 0 \text{ V})$

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	fx		4		50	MHz
VPP supply voltage	V _{PP1}	During flash memory programming	7.5	7.8	8.1	V
	VPPL	VPP low-level detection	-0.3		0.2Vdd3	V
	Vppm	VPP, VDD3 level detection	0.65Vdd3		Vdd3 + 0.3	V
	Vpph	VPP high-voltage level detection	7.5	7.8	8.1	V
VDD3 supply current	IDD1	Vpp = Vpp1			4.5fx	mA
VPP supply current	Ірр	Vpp = 7.8 V			100	mA
Step erase time	ter	Note 1	0.398	0.4	0.402	S
Overall erase time per area	tera	When the step erase time = 0.4 s, Note 2			40	s/area
Write-back time	twв	Note 3	0.99	1	1.01	ms
Number of write-backs per write-back command	Сwв	When the write-back time = 1 ms, Note 4			300	Count/write- back command
Number of erase/write-backs	Cerwb				16	Count
Step writing time	twr	Note 5	18	20	22	μs
Overall writing time per word	twrw .	When the step writing time = 20 μ s (1 word = 4 bytes), Note 6	20		200	μs/word
Number of rewrites per area	Cerwr	1 erase + 1 write after erase = 1 rewrite, Note 7		100		Count/area

Notes 1. The recommended setting value of the step erase time is 0.4 s.

- 2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
- 3. The recommended setting value of the write-back time is 1 ms.
- 4. Write-back is executed once by the issuance of the write-back command. Therefore, the retry count must be the maximum value minus the number of commands issued.
- 5. The recommended setting value of the step writing time is 20 μ s.
- 6. 20 μ s is added to the actual writing time per word. The internal verify time during and after the writing is not included.
- **7.** When writing initially to shipped products, it is counted as one rewrite for both "erase to write" and "write only".

Example (P: Write, E: Erase)


Shipped product $\longrightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites Shipped product $\rightarrow E \rightarrow P \rightarrow E \rightarrow P \rightarrow E \rightarrow P$: 3 rewrites

- **Remarks 1.** When the PG-FP4 is used, a time parameter required for writing/erasing by downloading parameter files is automatically set. Do not change the settings unless otherwise specified.
 - 2. Area 0 = 00000H to 1FFFFH, area 1 = 20000H to 3FFFFH


Serial Write Operation Characteristics (TA = 0 to 70°C, VDD3 = CVDD = 3.0 to 3.6 V,

Parameter	Sy	mbol	Conditions	MIN.	TYP.	MAX.	Unit
VDD3, VDD5↑ to VPP↑ set time	<88>	t DRPSR		10			μS
V _{PP} ↑ to RESET↑ set time	<89>	t PSRRF		1			μS
RESET↑ to VPP count start time	<90>	t RFOF	Vpp = 7.8 V	10T + 1500			ns
Count execution time	<91>	t COUNT				15	ms
VPP counter high-level width	<92>	tсн		1			μS
VPP counter low-level width	<93>	tc∟		1			μS
VPP counter rise time	<94>	tR				1	μS
VPP counter fall time	<95>	t⊧				1	μS
V _{PP} ↓ to V _{DD3} , V _{DD5} ↓ reset time	<96>	t PFDR		10			μS

Remark T = tcyk



144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



ΝΟΤΕ

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
Α	22.0±0.2
В	20.0±0.2
С	20.0±0.2
D	22.0±0.2
F	1.25
G	1.25
Н	0.22±0.05
I	0.08
J	0.5 (T.P.)
K	1.0±0.2
L	0.5±0.2
М	$0.17\substack{+0.03\\-0.07}$
N	0.08
Р	1.4
Q	0.10±0.05
R	$3^{\circ}^{+4^{\circ}}_{-3^{\circ}}$
S	1.5±0.1
	S144GJ-50-UEN

CHAPTER 20 RECOMMENDED SOLDERING CONDITIONS

V850E/IA1 should be soldered and mounted under the following recommended conditions.

For soldering methods and conditions other than those recommended below, contact an NEC Electronics sales representative.

For technical information, see the following website.

Semiconductor Device Mount Manual (http://www.necel.com/pkg/en/mount/index.html)

Table 20-1. Surface Mounting Type Soldering Conditions

μPD703116GJ-xxx-UEN:	144-pin plastic LQFP (fine pitch) (20×20)
µPD703116GJ(A)-xxx-UEN:	144-pin plastic LQFP (fine pitch) (20 × 20)
μPD703116GJ(A1)-xxx-UEN:	144-pin plastic LQFP (fine pitch) (20×20)
μPD70F3116GJ-UEN:	144-pin plastic LQFP (fine pitch) (20 × 20)
µPD70F3116GJ(A)-UEN:	144-pin plastic LQFP (fine pitch) (20 × 20)
μPD70F3116GJ(A1)-UEN:	144-pin plastic LQFP (fine pitch) (20×20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230°C, Time: 30 seconds max. (at 210°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	IR30-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds (at 200°C or higher), Count: Two times or less, Exposure limit: 3 days ^{Note} (after that, prebake at 125°C for 10 to 72 hours)	VP15-103-2
Partial heating	Pin temperature: 350°C max., Time: 3 seconds max. (per pin row)	-

Note After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

Caution Do not use different soldering methods together.

APPENDIX A NOTES

A.1 Restriction on Conflict Between sld Instruction and Interrupt Request

A.1.1 Description

*

If a conflict occurs between the decode operation of an instruction in <2> immediately before the sld instruction following an instruction in <1> and an interrupt request before the instruction in <1> is complete, the execution result of the instruction in <1> may not be stored in a register.

Instruction <1>

- Id instruction: Id.b, Id.h, Id.w, Id.bu, Id.hu
- sld instruction: sld.b, sld.h, sld.w, sld.bu, sld.hu
- Multiplication instruction: mul, mulh, mulhi, mulu

Instruction <2>

not reg1, reg2	satsubr reg1, reg2	satsub reg1, reg2
satadd imm5, reg2	or reg1, reg2	xor reg1, reg2
tst reg1, reg2	subr reg1, reg2	sub reg1, reg2
add imm5, reg2	cmp reg1, reg2	cmp imm5, reg2
shr imm5, reg2	sar imm5, reg2	shl imm5, reg2
	satadd imm5, reg2 tst reg1, reg2 add imm5, reg2	satadd imm5, reg2or reg1, reg2tst reg1, reg2subr reg1, reg2add imm5, reg2cmp reg1, reg2

<Example>

<i>

```
ld.w [r11], r10
•
```

If the decode operation of the mov instruction <ii> immediately before the sld instruction <ii> and an interrupt request conflict before execution of the ld instruction <i> is complete, the execution result of instruction <i> may not be stored in a register.

<ii> mov r10, r28 <iii> sld.w 0x28, r10


A.1.2 Countermeasure

When executing the sld instruction immediately after instruction <ii>, avoid the above operation using either of the following methods.

- Insert a nop instruction immediately before the sld instruction.
- Do not use the same register as the sld instruction destination register in the above instruction <ii> executed immediately before the sld instruction.

APPENDIX B NOTES ON TARGET SYSTEM DESIGN

The following shows a diagram of the connection conditions between the in-circuit emulator option board and conversion connector. Design your system making allowances for conditions such as the form of parts mounted on the target system based on this configuration.





APPENDIX C REGISTER INDEX

Symbol	Register Name	Unit	Page
ADCR00	A/D conversion result register 00	ADC	644
ADCR01	A/D conversion result register 01	ADC	644
ADCR02	A/D conversion result register 02	ADC	644
ADCR03	A/D conversion result register 03	ADC	644
ADCR04	A/D conversion result register 04	ADC	644
ADCR05	A/D conversion result register 05	ADC	644
ADCR06	A/D conversion result register 06	ADC	644
ADCR07	A/D conversion result register 07	ADC	644
ADCR10	A/D conversion result register 10	ADC	644
ADCR11	A/D conversion result register 11	ADC	644
ADCR12	A/D conversion result register 12	ADC	644
ADCR13	A/D conversion result register 13	ADC	644
ADCR14	A/D conversion result register 14	ADC	644
ADCR15	A/D conversion result register 15	ADC	644
ADCR16	A/D conversion result register 16	ADC	644
ADCR17	A/D conversion result register 17	ADC	644
ADETM0	A/D voltage detection mode register 0	ADC	643
ADETM0H	A/D voltage detection mode register 0H	ADC	643
ADETMOL	A/D voltage detection mode register 0L	ADC	643
ADETM1	A/D voltage detection mode register 1	ADC	643
ADETM1H	A/D voltage detection mode register 1H	ADC	643
ADETM1L	A/D voltage detection mode register 1L	ADC	643
ADIC0	Interrupt control register	INTC	165
ADIC1	Interrupt control register	INTC	165
ADSCM00	A/D scan mode register 00	ADC	639
ADSCM00H	A/D scan mode register 00H	ADC	639
ADSCM00L	A/D scan mode register 00L	ADC	639
ADSCM01	A/D scan mode register 01	ADC	642
ADSCM01H	A/D scan mode register 01H	ADC	642
ADSCM01L	A/D scan mode register 01L	ADC	642
ADSCM10	A/D scan mode register 10	ADC	639
ADSCM10H	A/D scan mode register 10H	ADC	639
ADSCM10L	A/D scan mode register 10L	ADC	639
ADSCM11	A/D scan mode register 11	ADC	642
ADSCM11H	A/D scan mode register 11H	ADC	642
ADSCM11L	A/D scan mode register 11L	ADC	642
ASIF0	Asynchronous serial interface transmission status register 0	UART0	411
ASIM0	Asynchronous serial interface mode register 0	UART0	407

Symbol	Register Name	Unit	Page
ASIM10	Asynchronous serial interface mode register 10	UART1	438
ASIM11	Asynchronous serial interface mode register 11	UART1	440
ASIM20	Asynchronous serial interface mode register 20	UART2	438
ASIM21	Asynchronous serial interface mode register 21	UART2	440
ASIS0	Asynchronous serial interface status register 0	UART0	410
ASIS1	Asynchronous serial interface status register 1	UART1	441
ASIS2	Asynchronous serial interface status register 2	UART2	441
AWC	Address wait control register	BCU	110
BCC	Bus cycle control register	BCU	112
BCT0	Bus cycle type configuration register 0	BCU	100
BCT1	Bus cycle type configuration register 1	BCU	100
BFCM00	Buffer register CM00	RPU	217
BFCM01	Buffer register CM01	RPU	217
BFCM02	Buffer register CM02	RPU	217
BFCM03	Buffer register CM03	RPU	217
BFCM10	Buffer register CM10	RPU	217
BFCM11	Buffer register CM11	RPU	217
BFCM12	Buffer register CM12	RPU	217
BFCM13	Buffer register CM13	RPU	218
BPC	Peripheral area selection control register	CPU	78
BRGC0	Baud rate generator control register 0	UART0	429
BSC	Bus size configuration register	BCU	102
C1BA	CAN1 bus active register	FCAN	582
C1BRP	CAN1 bit rate prescaler register	FCAN	583
C1CTRL	CAN1 control register	FCAN	569
C1DEF	CAN1 definition register	FCAN	573
C1DINF	CAN1 bus diagnostic information register	FCAN	586
C1ERC	CAN1 error count register	FCAN	578
C1IE	CAN1 interrupt enable register	FCAN	579
C1INTP	CAN1 interrupt pending register	FCAN	556
C1LAST	CAN1 information register	FCAN	577
C1MASKH0	CAN1 address mask 0 register H	FCAN	567
C1MASKH1	CAN1 address mask 1 register H	FCAN	567
C1MASKH2	CAN1 address mask 2 register H	FCAN	567
C1MASKH3	CAN1 address mask 3 register H	FCAN	567
C1MASKL0	CAN1 address mask 0 register L	FCAN	567
C1MASKL1	CAN1 address mask 1 register L	FCAN	567
C1MASKL2	CAN1 address mask 2 register L	FCAN	567
C1MASKL3	CAN1 address mask 3 register L	FCAN	567
C1SYNC	CAN1 synchronization control register	FCAN	587
CANIC0	Interrupt control register	INTC	165

Symbol	Register Name	Unit	Page
CANIC1	Interrupt control register	INTC	165
CANIC2	Interrupt control register	INTC	165
CANIC3	Interrupt control register	INTC	165
CC100	Capture/compare register 100	RPU	290
CC101	Capture/compare register 101	RPU	291
CC10IC0	Interrupt control register	INTC	165
CC10IC1	Interrupt control register	INTC	165
CC110	Capture/compare register 110	RPU	290
CC111	Capture/compare register 111	RPU	291
CC11IC0	Interrupt control register	INTC	165
CC11IC1	Interrupt control register	INTC	165
CC2IC0	Interrupt control register	INTC	165
CC2IC1	Interrupt control register	INTC	165
CC2IC2	Interrupt control register	INTC	165
CC2IC3	Interrupt control register	INTC	165
CC2IC4	Interrupt control register	INTC	165
CC2IC5	Interrupt control register	INTC	165
CC30	Capture/compare register 30	RPU	370
CC31	Capture/compare register 31	RPU	370
CC3IC0	Interrupt control register	INTC	165
CC3IC1	Interrupt control register	INTC	165
CCINTP	CAN interrupt pending register	FCAN	554
CCR0	Capture/compare control register 0	RPU	296
CCR1	Capture/compare control register 1	RPU	296
CCSTATE0	Timer 2 capture/compare 1 to 4 status register 0	RPU	342
CCSTATE0H	Timer 2 capture/compare 1 to 4 status register 0H	RPU	342
CCSTATEOL	Timer 2 capture/compare 1 to 4 status register 0L	RPU	342
CGCS	CAN main clock selection register	FCAN	562
CGIE	CAN global interrupt enable register	FCAN	561
CGINTP	CAN global interrupt pending register	FCAN	555
CGMSR	CAN message search result register	FCAN	565
CGMSS	CAN message search start register	FCAN	565
CGST	CAN global status register	FCAN	558
CGTSC	CAN time stamp count register	FCAN	564
СКС	Clock control register	CG	193
CKSR0	Clock selection register 0	UART0	428
CM000	Compare register 000	RPU	216
CM001	Compare register 001	RPU	216
CM002	Compare register 002	RPU	216
CM003	Compare register 003	RPU	217
CM010	Compare register 010	RPU	216

Symbol	Register Name	Unit	Page
CM011	Compare register 011	RPU	216
CM012	Compare register 012	RPU	216
CM013	Compare register 013	RPU	217
CM03IC0	Interrupt control register	INTC	165
CM03IC1	Interrupt control register	INTC	165
CM100	Compare register 100	RPU	289
CM101	Compare register 101	RPU	289
CM10IC0	Interrupt control register	INTC	165
CM10IC1	Interrupt control register	INTC	165
CM110	Compare register 110	RPU	289
CM111	Compare register 111	RPU	289
CM11IC0	Interrupt control register	INTC	165
CM11IC1	Interrupt control register	INTC	165
CM4	Compare register 4	RPU	395
CM4IC0	Interrupt control register	INTC	165
CMSE050	Timer 2 sub-channel 0, 5 capture/compare control register	RPU	336
CMSE120	Timer 2 sub-channel 1, 2 capture/compare control register	RPU	337
CMSE340	Timer 2 sub-channel 3, 4 capture/compare control register	RPU	339
CSC0	Chip area selection control register 0	BCU	97
CSC1	Chip area selection control register 1	BCU	97
CSCE0	Timer 2 software event capture register	RPU	344
CSE0	Timer 2 count clock/control edge selection register 0	RPU	330
CSE0H	Timer 2 count clock/control edge selection register 0H	RPU	330
CSE0L	Timer 2 count clock/control edge selection register 0L	RPU	330
CSIC0	Clocked serial interface clock selection register 0	CSI0	474
CSIC1	Clocked serial interface clock selection register 1	CSI1	474
CSIIC0	Interrupt control register	INTC	165
CSIIC1	Interrupt control register	INTC	165
CSIM0	Clocked serial interface mode register 0	CSI0	472
CSIM1	Clocked serial interface mode register 1	CSI1	472
CSL10	CC101 capture input selection register	RPU	302
CSL11	CC111 capture input selection register	RPU	302
CSTOP	CAN stop register	FCAN	557
CVPE10	Timer 2 sub-channel 1 main capture/compare register	RPU	326
CVPE20	Timer 2 sub-channel 2 main capture/compare register	RPU	326
CVPE30	Timer 2 sub-channel 3 main capture/compare register	RPU	326
CVPE40	Timer 2 sub-channel 4 main capture/compare register	RPU	326
CVSE00	Timer 2 sub-channel 0 capture/compare register	RPU	325
CVSE10	Timer 2 sub-channel 1 sub capture/compare register	RPU	327
CVSE20	Timer 2 sub-channel 2 sub capture/compare register	RPU	327
CVSE30	Timer 2 sub-channel 3 sub capture/compare register	RPU	327

Symbol	Register Name	Unit	(5/1 Page
CVSE40	Timer 2 sub-channel 4 sub capture/compare register	RPU	327
CVSE50	Timer 2 sub-channel 5 capture/compare register	RPU	327
DADC0	DMA addressing control register 0	DMAC	129
DADC1	DMA addressing control register 1	DMAC	129
DADC2	DMA addressing control register 2	DMAC	129
DADC3	DMA addressing control register 3	DMAC	129
DBC0	DMA transfer count register 0	DMAC	128
DBC1	DMA transfer count register 1	DMAC	128
DBC2	DMA transfer count register 2	DMAC	128
DBC3	DMA transfer count register 3	DMAC	128
DCHC0	DMA channel control register 0	DMAC	131
DCHC1	DMA channel control register 1	DMAC	131
DCHC2	DMA channel control register 2	DMAC	131
DCHC3	DMA channel control register 3	DMAC	131
DDA0H	DMA destination address register 0H	DMAC	126
DDA0L	DMA destination address register 0L	DMAC	127
DDA1H	DMA destination address register 1H	DMAC	126
DDA1L	DMA destination address register 1L	DMAC	127
DDA2H	DMA destination address register 2H	DMAC	126
DDA2L	DMA destination address register 2L	DMAC	127
DDA3H	DMA destination address register 3H	DMAC	126
DDA3L	DMA destination address register 3L	DMAC	127
DDIS	DMA disable status register	DMAC	133
DETIC0	Interrupt control register	INTC	165
DETIC1	Interrupt control register	INTC	165
DMAIC0	Interrupt control register	INTC	165
DMAIC1	Interrupt control register	INTC	165
DMAIC2	Interrupt control register	INTC	165
DMAIC3	Interrupt control register	INTC	165
DRST	DMA restart register	DMAC	133
DSA0H	DMA source address register 0H	DMAC	124
DSA0L	DMA source address register 0L	DMAC	125
DSA1H	DMA source address register 1H	DMAC	124
DSA1L	DMA source address register 1L	DMAC	125
DSA2H	DMA source address register 2H	DMAC	124
DSA2L	DMA source address register 2L	DMAC	125
DSA3H	DMA source address register 3H	DMAC	124
DSA3L	DMA source address register 3L	DMAC	125
DTFR0	DMA trigger factor register 0	DMAC	134
DTFR1	DMA trigger factor register 1	DMAC	134
DTFR2	DMA trigger factor register 2	DMAC	134

Symbol	Register Name	Unit	Page
DTFR3	DMA trigger factor register 3	DMAC	134
DTM00	Dead-time timer 00	RPU	216
DTM01	Dead-time timer 01	RPU	216
DTM02	Dead-time timer 02	RPU	216
DTM10	Dead-time timer 10	RPU	216
DTM11	Dead-time timer 11	RPU	216
DTM12	Dead-time timer 12	RPU	216
DTRR0	Dead-time timer reload register 0	RPU	216
DTRR1	Dead-time timer reload register 1	RPU	216
DWC0	Data wait control register 0	BCU	109
DWC1	Data wait control register 1	BCU	109
FEM0	Timer 2 input filter mode register 0	RPU	176, 710
FEM1	Timer 2 input filter mode register 1	RPU	176, 710
FEM2	Timer 2 input filter mode register 2	RPU	176, 710
FEM3	Timer 2 input filter mode register 3	RPU	176, 710
FEM4	Timer 2 input filter mode register 4	RPU	176, 710
FEM5	Timer 2 input filter mode register 5	RPU	176, 710
FLPMC	Flash programming mode control register	CPU	740
IMR0	Interrupt mask register 0	INTC	168
IMR0H	Interrupt mask register 0H	INTC	168
IMR0L	Interrupt mask register 0L	INTC	168
IMR1	Interrupt mask register 1	INTC	168
IMR1H	Interrupt mask register 1H	INTC	168
IMR1L	Interrupt mask register 1L	INTC	168
IMR2	Interrupt mask register 2	INTC	168
IMR2H	Interrupt mask register 2H	INTC	168
IMR2L	Interrupt mask register 2L	INTC	168
IMR3	Interrupt mask register 3	INTC	168
IMR3H	Interrupt mask register 3H	INTC	168
IMR3L	Interrupt mask register 3L	INTC	168
INTM0	External interrupt mode register 0	INTC	157
INTM1	External interrupt mode register 1	INTC	171
INTM2	External interrupt mode register 2	INTC	171
ISPR	In-service priority register	INTC	169
ITRG0	A/D internal trigger selection register	ADC	647
LOCKR	Lock register	CPU	196
M_CONF00 to M_CONF31	CAN message configuration registers 00 to 31	FCAN	548
M_CTRL00 to M_CTRL31	CAN message control registers 00 to 31	FCAN	540

	1		(7/11)
Symbol	Register Name	Unit	Page
M_DATAn0 to M_DATAn7	CAN message data registers n0 to n7 (n = 00 to 31)	FCAN	544
M_DLC00 to M_DLC31	CAN message data length registers 00 to 31	FCAN	538
M_IDH00 to M_IDH31	CAN message ID registers H00 to H31	FCAN	546
M_IDL00 to M_IDL31	CAN message ID registers L00 to L31	FCAN	546
M_STAT00 to M_STAT31	CAN message status registers 00 to 31	FCAN	550
M_TIME00 to M_TIME31	CAN message time stamp registers 00 to 31	FCAN	543
NBDH	RAM access data buffer register H	NBD	627
NBDHL	RAM access data buffer register HL	NBD	627
NBDHU	RAM access data buffer register HU	NBD	627
NBDL	RAM access data buffer register L	NBD	627
NBDLL	RAM access data buffer register LL	NBD	627
NBDLU	RAM access data buffer register LU	NBD	627
NBDMDH	DMA destination address setting register DH	NBD	629
NBDMDL	DMA destination address setting register DL	NBD	629
NBDMSH	DMA source address setting register SH	NBD	628
NBDMSL	DMA source address setting register SL	NBD	628
NRC10	Timer 10 noise elimination time selection register	RPU	707
NRC11	Timer 11 noise elimination time selection register	RPU	707
NRC3	Timer 3 noise elimination time selection register	RPU	708
OCTLE0	Timer 2 output control register 0	RPU	335
OCTLE0H	Timer 2 output control register 0H	RPU	335
OCTLE0L	Timer 2 output control register 0L	RPU	335
ODELE0	Timer 2 output delay register 0	RPU	343
ODELE0H	Timer 2 output delay register 0H	RPU	343
ODELE0L	Timer 2 output delay register 0L	RPU	343
P0	Port 0	Port	682
P0IC0	Interrupt control register	INTC	165
P0IC1	Interrupt control register	INTC	165
P0IC2	Interrupt control register	INTC	165
P0IC3	Interrupt control register	INTC	165
P0IC4	Interrupt control register	INTC	165
P0IC5	Interrupt control register	INTC	165
P0IC6	Interrupt control register	INTC	165
P1	Port 1	Port	683
P2	Port 2	Port	686
P3	Port 3	Port	689

Symbol	Register Name	Unit	Page	
P4	Port 4	Port	691	
PCM	Port CM	Port	701	
PCS	Port CS	Port	697	
PCT	Port CT	Port	699	
PDH	Port DH	Port	693	
PDL	Port DL	Port	695	
PDLH	Port DLH	Port	695	
PDLL	Port DLL	Port	695	
PFC1	Port 1 function control register	Port	685	
PFC2	Port 2 function control register	Port	688	
PHCMD	Peripheral command register	CPU	192	
PHS	Peripheral status register	CPU	195	
PM1	Port 1 mode register	Port	683	
PM2	Port 2 mode register	Port	686	
PM3	Port 3 mode register	Port	689	
PM4	Port 4 mode register	Port	691	
PMC1	Port 1 mode control register	Port	684	
PMC2	Port 2 mode control register	Port	687	
PMC3	Port 3 mode control register	Port	690	
PMC4	Port 4 mode control register	Port	692	
РМССМ	Port CM mode control register	Port	702	
PMCCS	Port CS mode control register	Port	698	
PMCCT	Port CT mode control register	Port	700	
PMCDH	Port DH mode control register	Port	694	
PMCDL	Port DL mode control register	Port	696	
PMCDLH	Port DL mode control register H	Port	696	
PMCDLL	Port DL mode control register L	Port	696	
PMCM	Port CM mode register	Port	701	
PMCS	Port CS mode register	Port	698	
PMCT	Port CT mode register	Port	699	
PMDH	Port DH mode register	Port	693	
PMDL	Port DL mode register	Port	696	
PMDLH	Port DL mode register H	Port	696	
PMDLL	Port DL mode register L	Port	696	
POER0	PWM output enable register 0	RPU	232	
POER1	PWM output enable register 1	RPU	232	
PRCMD	Command register	CPU	200	
PRM01	Timer 0 clock selection register	RPU	219	
PRM02	Timer 1/timer 2 clock selection register	RPU	292, 328	
PRM03	Timer 3 clock selection register	RPU	372	
PRM04	FCAN clock selection register	FCAN	537	

Symbol	Posister Name	Unit	(9/1 <i>°</i>	
Symbol	Register Name		Page	
PRM10	Prescaler mode register 10	RPU	299	
PRM11	Prescaler mode register 11	RPU	299	
PRSCM1	Prescaler compare register 1	UART1 UART2	464	
PRSCM2	Prescaler compare register 2		464	
PRSCM3	Prescaler compare register 3		504	
PRSM1	Prescaler mode register 1	UART1	463	
PRSM2	Prescaler mode register 2	UART2	463	
PRSM3	Prescaler mode register 3	CSI0, CSI1	503	
PSC	Power save control register	CPU	201	
PSMR	Power save mode register	CPU	200	
PSTO0	PWM software timing output register 0	RPU	233	
PSTO1	PWM software timing output register 1	RPU	233	
RXB0	Reception buffer register 0	UART0	412	
RXB1	2-frame continuous reception buffer register 1	UART1	443	
RXB2	2-frame continuous reception buffer register 2	UART2	443	
RXBL1	Reception buffer register L1	UART1	443	
RXBL2	Reception buffer register L2	UART2	443	
SC_STAT00 to SC_STAT31	CAN status set/clear registers 00 to 31	FCAN	552	
SEIC0	Interrupt control register	INTC	165	
SESA10	Signal edge selection register 10	INTC, RPU	172, 297	
SESA11	Signal edge selection register 11	INTC, RPU	172, 297	
SESC	Valid edge selection register	INTC, RPU	175, 377	
SESE0	Timer 2 sub-channel input event edge selection register 0	RPU	331	
SESE0H	Timer 2 sub-channel input event edge selection register 0H	RPU	331	
SESE0L	Timer 2 sub-channel input event edge selection register 0L	RPU	331	
SIO0	Serial I/O shift register 0	CSI0	484	
SIO1	Serial I/O shift register 1	CSI1	484	
SIOL0	Serial I/O shift register L0	CSI0	485	
SIOL1	Serial I/O shift register L1	CSI1	485	
SIRB0	Clocked serial interface reception buffer register 0	CSI0	476	
SIRB1	Clocked serial interface reception buffer register 1	CSI1	476	
SIRBE0	Clocked serial interface read-only reception buffer register 0	CSI0	478	
SIRBE1	Clocked serial interface read-only reception buffer register 1	CSI1	478	
SIRBEL0	Clocked serial interface read-only reception buffer register L0	CSI0	479	
SIRBEL1	Clocked serial interface read-only reception buffer register L1	CSI1	479	
SIRBL0	Clocked serial interface reception buffer register L0	CSI0	477	
SIRBL1	Clocked serial interface reception buffer register L1	CSI1	477	
SOTB0	Clocked serial interface transmission buffer register 0	CSI0	480	
SOTB1	Clocked serial interface transmission buffer register 1	CSI1	480	
SOTBF0	Clocked serial interface initial transmission buffer register 0	CSI0	482	

Symbol	Register Name	Unit	Page
SOTBF1	Clocked serial interface initial transmission buffer register 1	CSI1	482
SOTBFL0	Clocked serial interface initial transmission buffer register L0	CSI0	483
SOTBFL1	Clocked serial interface initial transmission buffer register L1	CSI1	483
SOTBL0	Clocked serial interface transmission buffer register L0	CSI0	481
SOTBL1	Clocked serial interface transmission buffer register L1	CSI1	481
SPEC0	TOMR write enable register 0	RPU	242
SPEC1	TOMR write enable register 1	RPU	242
SRIC0	Interrupt control register	INTC	165
SRIC1	Interrupt control register	INTC	165
SRIC2	Interrupt control register	INTC	165
STATUS0	Status register 0	RPU	301
STATUS1	Status register 1	RPU	301
STIC0	Interrupt control register	INTC	165
STIC1	Interrupt control register	INTC	165
STIC2	Interrupt control register	INTC	165
STOPTE0	Timer 2 clock stop register 0	RPU	329
STOPTE0H	Timer 2 clock stop register 0H	RPU	329
STOPTE0L	Timer 2 clock stop register 0L	RPU	329
TBSTATE0	Timer 2 time base status register 0	RPU	341
TBSTATE0H	Timer 2 time base status register 0H	RPU	341
TBSTATEOL	Timer 2 time base status register 0L	RPU	341
TCRE0	Timer 2 time base control register 0	RPU	332
TCRE0H	Timer 2 time base control register 0H	RPU	332
TCRE0L	Timer 2 time base control register 0L	RPU	332
TM00	Timer 00	RPU	215
TM01	Timer 01	RPU	215
TM0IC0	Interrupt control register	INTC	165
TM0IC1	Interrupt control register	INTC	165
TM10	Timer 10	RPU	287
TM11	Timer 11	RPU	287
TM20	Timer 20	RPU	325
TM21	Timer 21	RPU	325
TM2IC0	Interrupt control register	INTC	165
TM2IC1	Interrupt control register	INTC	165
TM3	Timer 3	RPU	368
TM3IC0	Interrupt control register	INTC	165
TM4	Timer 4	RPU	394
TMC00	Timer control register 00	RPU	220
TMC00H	Timer control register 00H	RPU	220
TMC00L	Timer control register 00L	RPU	220
TMC01	Timer control register 01	RPU	220

			(11/11)
Symbol	Register Name	Unit	Page
TMC01H	Timer control register 01H	RPU	220
TMC01L	Timer control register 01L	RPU	220
TMC10	Timer control register 10	RPU	294
TMC11	Timer control register 11	RPU	294
TMC30	Timer control register 30	RPU	373
TMC31	Timer control register 31	RPU	375
TMC4	Timer control register 4	RPU	397
TMIC0	Timer connection selection register 0	RPU	402
TOMR0	Timer output mode register 0	RPU	227
TOMR1	Timer output mode register 1	RPU	227
TUC00	Timer unit control register 00	RPU	226
TUC01	Timer unit control register 01	RPU	226
TUM0	Timer unit mode register 0	RPU	293
TUM1	Timer unit mode register 1	RPU	293
TXB0	Transmission buffer register 0	UART0	413
TXS1	2-frame continuous transmission shift register 1	UART1	446
TXS2	2-frame continuous transmission shift register 2	UART2	446
TXSL1	Transmission shift register L1	UART1	446
TXSL2	Transmission shift register L2	UART2	446
VSWC	System wait control register	BCU	94

APPENDIX D INSTRUCTION SET LIST

D.1 Functions

(1) Symbols used in operand descriptions

Symbol	Explanation
reg1	General-purpose register (Used as source register)
reg2	General-purpose register (Usually used as destination register. Used as source register in some instructions.)
reg3	General-purpose register (Usually stores remainder of division result or higher 32 bits of multiplication result.)
bit#3	3-bit data for bit number specification
immX	X-bit immediate data
dispX	X-bit displacement data
regID	System register number
vector	5-bit data that specifies a trap vector (00H to 1FH)
сссс	4-bit data that shows a condition code
sp	Stack pointer (r3)
ер	Element pointer (r30)
list×	X-item register list

(2) Symbols used in operands

Symbol	Explanation
R	1 bit of data of code that specifies reg1 or regID
r	1 bit of data of code that specifies reg2
w	1 bit of data of code that specifies reg3
d	1 bit of data of a displacement
1	1 bit of immediate data (Shows higher bit of immediate data)
i	1 bit of immediate data
сссс	4-bit data that shows a condition code
CCCC	4-bit data that shows condition code of Bcond instruction
bbb	3-bit data for bit number specification
L	1 bit of data that specifies a program register in a register list
S	1 bit of data that specifies a system register in a register list

(3) Symbols used in operations

Symbol	Explanation
<i>~</i>	Assignment
GR []	General-purpose register
SR[]	System register
zero-extend (n)	Zero-extend n to word length.
sign-extend (n)	Sign-extend n to word length.
load-memory (a, b)	Read data of size "b" from address "a".
store-memory (a, b, c)	Write data "b" of size "c" to address "a".
load-memory-bit (a, b)	Read bit "b" of address "a".
store-memory-bit (a, b, c)	Write "c" in bit "b" of address "a".
saturated (n)	Perform saturation processing of n (n is 2's complement). If n is a computation result and $n \ge 7FFFFFFH$, make n = 7FFFFFFH. If n is a computation result and n \le 80000000H, make n = 80000000H.
result	Reflect result in flag.
Byte	Byte (8 bits)
Half-word	Halfword (16 bits)
Word	Word (32 bits)
+	Addition
-	Subtraction
Ш	Bit concatenation
×	Multiplication
÷	Division
%	Remainder of division result
AND	Logical product
OR	Logical sum
XOR	Exclusive logical sum
NOT	Logical negation
logically shift left by	Logical shift left
logically shift right by	Logical shift right
arithmetically shift right by	Arithmetic shift right

(4) Symbols used in execution clock

Symbol	Explanation
i	When executing another instruction immediately after instruction execution (issue)
r	When repeating same instruction immediately after instruction execution (repeat)
1	When using instruction execution result in instruction immediately after instruction execution (latency)

(5) Symbols used in flag operations

Symbol	Explanation
(Blank)	No change
0	Clear to 0.
×	Set or cleared according to result.
R	Previously saved value is restored.

(6) Condition codes

Condition Name (cond)	Condition Code (cccc)	Condition Expression	Explanation
V	0000	OV = 1	Overflow
NV	1000	OV = 0	No overflow
C/L	0001	CY = 1	Carry Lower (Less than)
NC/NL	1001	CY = 0	No carry No lower (Greater than or equal)
Z/E	0010	Z = 1	Zero Equal
NZ/NE	1010	Z = 0	Not zero Not equal
NH	0011	(CY or Z) = 1	Not higher (Less than or equal)
н	1011	(CY or Z) = 0	Higher (Greater than)
Ν	0100	S = 1	Negative
Р	1100	S = 0	Positive
Т	0101	-	Always (Unconditional)
SA	1101	SAT = 1	Saturated
LT	0110	(S xor OV) = 1	Less than signed
GE	1110	(S xor OV) = 0	Greater than or equal signed
LE	0111	((S xor OV) or Z) = 1	Less than or equal signed
GT	1111	((S xor OV) or Z) = 0	Greater than signed

D.2 Instruction Set (Alphabetical Order)

												(1/5)
Mnemonic	Operands	Opcode	Operation		Exe	cution (Clock	Flag				
					i	r	-	CY	ov	S	Z	SAT
ADD	reg1, reg2	rrrr001110	$GR[reg2] \leftarrow GR[reg2] + GR[reg$	1]	1	1	1	×	×	×	×	
	imm5, reg2	rrrr010010iiiii	$GR[reg2] \leftarrow GR[reg2] + sign-ext$	tend (imm5)	1	1	1	×	×	×	×	
ADDI	imm16,	rrrr110000RRRR R	$GR[reg2] \leftarrow GR[reg1] + sign-ext$	tend (imm16)	1	1	1	×	×	×	×	
	reg1, reg2	iiiiiiiiiiiiiiii										
AND	reg1, reg2	rrrr001010RRRR	$GR[reg2] \leftarrow GR[reg2] AND GR[$	reg1]	1	1	1		0	×	×	
ANDI	imm16, reg1, reg2	rrrrrll0110RRRRR iiiiiiiiiiiiiiiii	GR[reg2] ← GR[reg1] AND zero	extend (imm16)	1	1	1		0	0	×	
Bcond	disp9	dddd1011dddcccc Note 1	if conditions are satisfied then PC \leftarrow PC + sign-extend	Conditions satisfied	3 Note 2	3 Note 2	3 Note 2					
			(disp9)	Conditions not satisfied	1	1	1					
BSH	reg2, reg3	rrrr11111100000 wwwww01101000010	101 101()1		1	1	1	×	0	×	×	
BSW	reg2, reg3	rrrrr11111100000 wwwww01101000000	GR[reg3] ← GR[reg2] (7:0) GR[reg2] (15:8) GR [reg2] (23:16) GR[reg2] (31:24)			1	1	×	0	×	×	
CALLT	imm6	0000001000iiiii	$\begin{array}{l} \text{CTPC} \leftarrow \text{PC} + 2 \; (\text{return PC}) \\ \text{CTPSW} \leftarrow \text{PSW} \\ \text{adr} \leftarrow \text{CTBP} + \text{zero-extend} \; (\text{imm6 logically shift left by 1}) \\ \text{PC} \leftarrow \text{CTBP} + \text{zero-extend} \; (\text{Load-memory (adr, Halfword}) \end{array}$		5	5	5					
CLR1	bit#3, disp16[reg1]	10bbb111110RRRR dddddddddddddd			3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	10bbb111110RRRR dddddddddddddd		(adr, reg2))	3 Note 3	3 Note 3	3 Note 3				×	
CMOV	cccc, imm5, reg2, reg3	rrrr111111iiii wwww011000cccc0	if conditions are satisfied then GR[reg3] ← sign-extend (ir else GR[reg3] ← GR[reg2]	nm5)	1	1	1					
	cccc, reg1, reg2, reg3	rrrr1111111RRRR wwwww011001cccc0	if conditions are satisfied then GR[reg3] ← GR[reg1] else GR[reg3] ← GR[reg2]		1	1	1					
CMP	reg1, reg2	rrrrr001111RRRRR	$result \gets GR[reg2] - GR[reg1]$		1	1	1	×	×	×	×	
	imm5, reg2	rrrr010011iiii	result ← GR[reg2] – sign-extend	l (imm5)	1	1	1	×	×	×	×	
CTRET		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0			4	4	4	R	R	R	R	R
DBRET		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0			4	4	4	R	R	R	R	R
DBTRAP		1111100001000000	$ \begin{array}{l} \hline DBPC \leftarrow PC + 2 \ (return PC) \\ \hline DBPSW \leftarrow PSW \\ PSW.NP \leftarrow 1 \\ PSW.EP \leftarrow 1 \\ PSW.ID \leftarrow 1 \\ PC \leftarrow 00000060H \end{array} $		4	4	4					
DI		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0				1	1					

												(2/5)
Mnemonic	Operands	Opcode	Ope	ration	Exe	cution C	Clock			Flags		
					i	r	Ι	CY	OV	S	Z	SAT
DISPOSE	imm5, list12	0000011001iiiiL LLLLLLLL00000	$sp \leftarrow sp + zero-extend (im GR[reg in list12] \leftarrow Load-n sp \leftarrow sp + 4$ repeat 2 steps above until	nemory (sp, Word)	n+1 Note 4	n+1 Note 4	n+1 Note 4					
	imm5, list12[reg1]	0000011001iiii LLLLLLLLLRRRR Note 5	$\begin{array}{l} {\rm sp} \leftarrow {\rm sp} + {\rm zero-extend} \ ({\rm im} \\ {\rm GR}[{\rm reg \ in} \ {\rm list12}] \leftarrow {\rm Load-m} \\ {\rm sp} \leftarrow {\rm sp} + 4 \\ {\rm repeat} \ 2 \ {\rm steps} \ {\rm above \ until} \\ {\rm PC} \leftarrow {\rm GR}[{\rm reg1}] \end{array}$	nemory (sp, Word)	n+3 Note 4	n+3 Note 4	n+3 Note 4					
DIV	reg1, reg2, reg3	rrrrr111111RRRR R wwwww01011000000	GR[reg2] ← GR[reg2] ÷ GI GR[reg3] ← GR[reg2]%GF		35	35	35		×	×	×	
DIVH	reg1, reg2	rrrr000010	$GR[reg2] \leftarrow GR[reg2] \div GR$	R[reg1] ^{Note 6}	35	35	35		×	×	×	
	reg1, reg2, reg3	rrrr1111111RRRR R wwwww01010000000	GR[reg2] ← GR[reg2] ÷ GI GR[reg3] ← GR[reg2]%GF		35	35	35		×	×	×	
DIVHU	reg1, reg2, reg3	rrrr1111111RRRR R wwwww01010000010			34	34	34		×	×	×	
DIVU	reg1, reg2, reg3	rrrr111111RRRR wwwww01011000010	GR[reg2] ← GR[reg2] ÷ GI GR[reg3] ← GR[reg2]%GF		34	34	34		×	×	×	
EI		1 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0			1	1	1					
HALT		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0 0 0 0 0			1	1	1					
HSW	reg2, reg3	rrrr11111100000 wwwww01101000100	$GR[reg3] \leftarrow GR[reg2]$ (15)	:0) GR[reg2] (31:16)	1	1	1	×	0	×	×	
JARL	disp22, reg2	rrrrr11110ddddd dddddddddddddd Note 7		isp22)	3	3	3					
JMP	[reg1]	0 0 0 0 0 0 0 0 0 0 1 1 R R R R R	$PC \leftarrow GR[reg1]$		4	4	4					
JR	disp22	0 0 0 0 0 1 1 1 1 0 d d d d d d d d d d d d d d d d d d 7 Note 7	$PC \leftarrow PC + sign-extend (d$	isp22)	3	3	3					
LD.B	disp16[reg1], reg2	rrrrrlll000RRRRR ddddddddddddddd		,	1	1	Note 11					
LD.BU	disp16[reg1], reg2	rrrrr11110bRRRRR dddddddddddd1 Notes 8, 10	adr ← GR[reg1] + sign-extend (disp16) GR[reg2] ← zero-extend (Load-memory (adr, Byte))		1	1	Note 11					
LD.H	disp16[reg1], reg2		adr ← GR[reg1] + sign-extend (disp16) GR[reg2] ← sign-extend (Load-memory (adr, Halfword))		1	1	Note 11					
LDSR	reg2, regID	rrrr111111RRRRR	$SR[regID] \leftarrow GR[reg2]$	Other than regID = PSW	1	1	1					
		0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0		regID = PSW	1	1	1	×	×	×	×	×
LD.HU	disp16[reg1], reg2	ddddddddddddd	adr ← GR[reg1] + sign-extend (disp16) GR[reg2] ← zero-extend (Load-memory (adr, Halfword))		1	1	Note 11					

Mnemonic	Operands	nds Opcode	Operation	Exe	cution C	Clock	Flags				
				i	r	- 1	CY	OV	s	Z	SA
LD.W	disp16[reg1], reg2		adr ← GR[reg1] + sign-extend (disp16) GR[reg2] ← Load-memory (adr, Word)	1	1	Note 11					
MOV	reg1, reg2	rrrr000000RRRR R	$GR[reg2] \leftarrow GR[reg1]$	1	1	1					
	imm5, reg2	rrrr010000iiiii	$GR[reg2] \leftarrow sign-extend (imm5)$	1	1	1					
	imm32, reg1	0 0 0 0 0 1 1 0 0 0 1 R R R R i i i i i i i i i i i i i i i i	GR[reg1] ← imm32	2	2	2					
MOVEA	imm16, reg1, reg2	rrrrr110001RRRRR iiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow GR[reg1] + sign-extend (imm16)$	1	1	1					
MOVHI	imm16, reg1, reg2	rrrrr110010RRRRR iiiiiiiiiiiiiiiii	GR[reg2] ← GR[reg1] + (imm16 0¹ ⁶)	1	1	1					
MUL ^{Note 22}	reg1, reg2, reg3	rrrr1111111RRRR R wwwww01000100000	GR[reg3] GR[reg2] ← GR[reg2] × GR[reg1] reg1 ≠ reg2 ≠ reg3, reg3 ≠ r0	1	2 Note 14	2					
	imm9, reg2, reg3	rrrr111111iiii wwwww01001IIII00 Note13	GR[reg3] GR[reg2] ← GR[reg2] × sign-extend (imm9)	1	2 Note 14	2					
MULH	reg1, reg2	rrrr000111RRRR R	$GR[reg2] \gets GR[reg2]^{Note 6} \times GR[reg1]^{Note 6}$	1	1	2					
	imm5, reg2	rrrrr010111iiiii	$GR[reg2] \leftarrow GR[reg2]^{Note 6} \times sign-extend \text{ (imm5)}$	1	1	2					
MULHI	imm16, reg1, reg2	rrrrrll0lllRRRRR iiiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow GR[reg1]^{Note 6} \times imm16$	1	1	2					
MULU ^{Note 22}	reg1, reg2, reg3	rrrr1111111RRRR wwwww01000100010	GR[reg3] GR[reg2] ← GR[reg2] × GR[reg1] reg1 ≠ reg2 ≠ reg3, reg3 ≠ r0	1	2 Note 14	2					
	imm9, reg2, reg3	rrrrlllllliiii wwwww01001IIII10 Note13	$GR[reg3] GR[reg2] \leftarrow GR[reg2] \times zero-extend$ (imm9)	1	2 Note 14	2					
NOP		0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0	Passes at least 1 cycle doing nothing.	1	1	1					Γ
NOT	reg1, reg2	rrrr 0 0 0 0 0 1 R R R R R	GR[reg2] ← NOT (GR[reg1])	1	1	1		0	×	×	
NOT1	bit#3, disp16[reg1]	01bbb111110RRRR dddddddddddddd	adr ← GR[reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3)) Store-memory-bit (adr, bit#3, Z flag)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr1111111RRRR 00000000011100010		3 Note 3	3 Note 3	3 Note 3				×	
OR	reg1, reg2	rrrr001000RRRR R	$GR[reg2] \leftarrow GR[reg2] OR GR[reg1]$	1	1	1		0	×	×	
ORI	imm16, reg1, reg2	rrrrrll0100RRRRR iiiiiiiiiiiiiiiii	GR[reg2] ← GR[reg1] OR zero-extend (imm16)	1	1	1		0	×	×	
PREPARE	list12, imm5	0 0 0 0 0 1 1 1 1 0 i i i i i L LLLLLLLL 0 0 0 0 1	Store-memory (sp–4, GR[reg in list12], Word) sp \leftarrow sp–4 repeat 1 steps above until regs in list12 is stored sp \leftarrow sp-zero-extend (imm5)	n+1 Note 4	n+1 Note 4	n+1 Note 4					
	list12, imm5, sp/imm ^{Note 15}	0 0 0 0 0 1 1 1 1 0 i i i i i L LLLLLLLLLff 0 1 1 imm16/imm32 Note 16	Store-memory (sp-4, GR[reg in list12], Word) GR[reg in list12] \leftarrow Load-memory (sp, Word) sp \leftarrow sp + 4 repeat 2 steps above until regs in list12 is loaded PC \leftarrow GR[reg1]	n+2 Note 4 Note 17	n+2 Note 4 Note 17	n+2 Note 4 Note 17					

1	1	ᄹ	:/
	-+-	1	וי

Mnemonic	Operands	Opcode	Operation	Exec	cution C	Clock			Flags	0	
				i	r	Ι	CY	OV	S	Z	SAT
RETI		0 0 0 0 0 1 1 1 1 1 1 0 0 0 0 0		4	4	4	R	R	R	R	R
SAR	reg1, reg2	rrrrr111111RRRR R 0 0 0 0 0 0 0 0 0 1 0 1 0 0 0 0 0	$GR[reg2] \leftarrow GR[reg2]$ arithmetically shift right by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5, reg2	rrrr010101iiii	$GR[reg2] \leftarrow GR[reg2]$ arithmetically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SASF	cccc, reg2	rrrr1111110000000000000000000000000000	if conditions are satisfied then GR[reg2] ← (GR[reg2] Logically shift left by 1) OR 00000001H else GR[reg2] ← (GR[reg2] Logically shift left by 1) OR 00000000H	1	1	1					
SATADD	reg1, reg2	rrrr000110	$GR[reg2] \leftarrow saturated (GR[reg2] + GR[reg1])$	1	1	1	×	×	×	×	×
	imm5, reg2	rrrrr010001iiiii	$GR[reg2] \leftarrow saturated (GR[reg2] + sign-extend (imm5))$	1	1	1	×	×	×	×	×
SATSUB	reg1, reg2	rrrr000101 R R R R R	$GR[reg2] \leftarrow saturated (GR[reg2] - GR[reg1])$	1	1	1	×	×	×	×	×
SATSUBI	imm16, reg1, reg2	rrrrrll0011RRRRR iiiiiiiiiiiiiiiii	$GR[reg2] \leftarrow saturated (GR[reg1] - sign-extend (imm16))$	1	1	1	×	×	×	×	×
SATSUBR	reg1, reg2	rrrrr000100RRRR R	$GR[reg2] \leftarrow saturated (GR[reg1] - GR[reg2])$	1	1	1	×	×	×	×	×
SETF	cccc, reg2	rrrr1111110cccc 00000000000000000000	if conditions are satisfied then GR[reg2] ← 00000001H else GR[reg2] ← 00000000H	1	1	1					
SET1	bit#3, disp16 [reg1]		adr ← GR[reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3)) Store-memory-bit (adr, bit#3, 1)	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrrr1111111RRRRR 00000000011100000	adr ← GR[reg1] Z flag ← Not (Load-memory-bit (adr, reg2)) Store-memory-bit (adr, reg2, 1)	3 Note 3	3 Note 3	3 Note 3				×	
SHL	reg1, reg2	rrrr111111RRRRR 0000000011000000	$GR[reg2] \leftarrow GR[reg2]$ logically shift left by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5, reg2	rrrr010110iiii	GR[reg2] ← GR[reg2] logically shift left by zero-extend (imm5)	1	1	1	×	0	×	×	
SHR	reg1, reg2	rrrr1111111RRRR R 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0	$GR[reg2] \leftarrow GR[reg2]$ logically shift right by $GR[reg1]$	1	1	1	×	0	×	×	
	imm5, reg2	rrrr010100iiiii	GR[reg2] ← GR[reg2] logically shift right by zero-extend (imm5)	1	1	1	×	0	×	×	
SLD.B	disp7[ep], reg2	rrrrr0110dddddd	adr ← ep + zero-extend (disp7) GR[reg2] ← sign-extend (Load-memory (adr, Byte))	1	1	Note 9					
SLD.BU	disp4[ep], reg2	rrrrr0000110dddd Note18	adr ← ep + zero-extend (disp4) GR[reg2] ← zero-extend (Load-memory (adr, Byte))	1	1	Note 9					
SLD.H	disp8[ep], reg2	rrrrr1000dddddd Note 19	adr ← ep + zero-extend (disp8) GR[reg2] ← sign-extend (Load-memory (adr, Halfword))	1	1	Note 9					

											(5/5)
Mnemonic	Operands	Opcode	Operation	Exe	cution (Clock	Fla		Flags		
				i	r	Т	CY	OV	S	Z	SAT
SLD.HU	disp5[ep], reg2	rrrrr0000111dddd Notes 18, 20	adr ← ep + zero-extend (disp5) GR[reg2] ← zero-extend (Load-memory (adr, Halfword))	1	1	Note 9					
SLD.W	disp8[ep], reg2	rrrrr1010ddddd0 Note 21	adr ← ep + zero-extend (disp8) GR[reg2] ← Load-memory (adr, Word)	1	1	Note 9					
SST.B	reg2, disp7[ep]	rrrrr0111dddddd	adr ← ep + zero-extend (disp7) Store-memory (adr, GR[reg2], Byte)	1	1	1					
SST.H	reg2, disp8[ep]	rrrr1001ddddd Note 19		1	1	1					
SST.W	reg2, disp8[ep]	rrrrr1010ddddd1 Note 21	adr ← ep + zero-extend (disp8) Store-memory (adr, GR[reg2], Word)	1	1	1					
ST.B	reg2, disp16 [reg1]		adr ← GR[reg1] + sign-extend (disp16) Store-memory (adr, GR[reg2], Byte)	1	1	1					
ST.H	reg2, disp16 [reg1]	rrrrr111011RRRR ddddddddddddd Note 8		1	1	1					
ST.W	reg2, disp16 [reg1]	rrrrr111011RRRR ddddddddddddd Note 8	adr ← GR[reg1] + sign-extend (disp16) Store-memory (adr, GR[reg2], Word)	1	1	1					
STSR	regID, reg2	rrrr1111111RRRRR 0000000000100000	GR[reg2] ← SR[regID]	1	1	1					
SUB	reg1, reg2	rrrrr001101	GR[reg2] ← GR[reg2] – GR[reg1]	1	1	1	×	×	×	×	
SUBR	reg1, reg2	rrrrr001100RRRR	GR[reg2] ← GR[reg1] – GR[reg2]	1	1	1	×	×	×	×	
SWITCH	reg1	000000000000000000000000000000000000000	$ \begin{array}{l} \mbox{adr} \leftarrow (PC+2) + (GR[reg1] \mbox{logically shift left by 1}) \\ PC \leftarrow (PC+2) + (sign-extend \\ (Load-memory (adr, Halfword))) \mbox{logically shift left by 1} \end{array} $	5	5	5					
SXB	reg1	0 0 0 0 0 0 0 0 0 1 0 1 R R R R R	GR[reg1] ← sign-extend (GR[reg1] (7:0))	1	1	1					
SXH	reg1	0 0 0 0 0 0 0 0 0 1 1 1 R R R R R	GR[reg1] ← sign-extend (GR[reg1] (15:0))	1	1	1					
TRAP	vector	0 0 0 0 0 1 1 1 1 1 1 i i i i i 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0		4	4	4					
TST	reg1, reg2	rrrr001011RRRR R	result ← GR[reg2] AND GR[reg1]	1	1	1		0	×	×	
TST1	bit#3, disp16 [reg1]		adr ← GR[reg1] + sign-extend (disp16) Z flag ← Not (Load-memory-bit (adr, bit#3))	3 Note 3	3 Note 3	3 Note 3				×	
	reg2, [reg1]	rrrr1111111RRRRR 00000000011100110	adr ← GR[reg1] Z flag ← Not (Load-memory-bit (adr, reg2))	3 Note 3	3 Note 3	3 Note 3				×	
XOR	reg1, reg2	rrrrr001001RRRR R	GR[reg2] ← GR[reg2] XOR GR[reg1]	1	1	1		0	×	×	
XORI	imm16, reg1, reg2	rrrrrll0101RRRRR iiiiiiiiiiiiiiiiii	GR[reg2] ← GR[reg1] XOR zero-extend (imm16)	1	1	1		0	×	×	
ZXB	reg1	00000000100RRRR	GR[reg1] ← zero-extend (GR[reg1] (7:0))	1	1	1					
ZXH	reg1	0 0 0 0 0 0 0 0 0 1 1 0 R R R R	GR[reg1] ← zero-extend (GR[reg1] (15:0))	1	1	1					

- Notes 1. dddddddd is the higher 8 bits of disp9.
 - 2. 4 if there is an instruction to overwrite the contents of the PSW immediately before
 - 3. If there is no wait state (3 + number of read access wait states)
 - **4.** n is the total number of load registers in list12. (According to the number of wait states. If there are no wait states, n is the number of registers in list12. When n = 0, the operation is the same as n = 1.)
 - 5. RRRRR: Other than 00000
 - 6. Only the lower halfword of data is valid.
 - 7. ddddddddddddddddd is the higher 21 bits of disp22.
 - 8. ddddddddddddd is the higher 15 bits of disp16.
 - 9. According to the number of wait states (1 if there are no wait states)
 - 10. b: Bit 0 of disp16
 - **11.** According to the number of wait states (2 if there are no wait states)
 - 12. In this instruction, although the source register is regarded as reg2 for convenience of the mnemonic description, the reg1 field is used in the opcode. Therefore, the meanings of register specifications assigned in the mnemonic description and in the opcode differ from those in other instructions. rrrrr = regID specification
 - RRRRR = reg2 specification
 - **13.** iiiii: Lower 5 bits of imm9
 - IIII: Higher 4 bits of imm9
 - 14. Shortened by 1 clock if reg2 = reg3 (lower 32 bits of result are not written to register) or reg3 = r0 (higher 32 bits of result are not written to register).
 - 15. sp/imm: Specify in bits 19 and 20 of sub-opcode.
 - **16.** ff = 00: Load sp in ep.
 - 01: Load sign-extended 16-bit immediate data (bits 47 to 32) in ep.
 - 10: Load 16-bit immediate data (bits 47 to 32) logically shifted 16 bits to the left in ep.
 - 11: Load 32-bit immediate data (bits 63 to 32) in ep.
 - 17. n + 3 clocks when imm = imm32
 - **18.** rrrrr: Other than 00000
 - 19. ddddddd is the higher 7 bits of disp8.
 - 20. dddd is the higher 4 bits of disp5.
 - 21. dddddd is the higher 6 bits of disp8.
 - **22.** Do not make a combination that satisfies all the following conditions when using the "MUL reg1, reg2, reg3" instruction and "MULU reg1, reg2, reg3" instruction. Operation is not guaranteed when an instruction that satisfies the following conditions is executed.
 - Reg1 = reg3

*

- Reg1 ≠ reg2
- Reg1 ≠ r0
- Reg3 \neq r0

E.1 Major Revisions in This Edition

 \star

Page	(1)
p. 19	Addition of Note to Table 1-1 Differences Between V850E/IA1 and V850E/IA2
p. 20	Addition of Notes 1 and 2 to Table 1-2 Differences Between V850E/IA1 and V850E/IA2 Register Setting Values
р. 23	Addition of Note to 1.4 Ordering Information
p. 24	Addition of Note 3 to 1.5 Pin Configuration (Top View)
р. 62	Addition of Caution to 3.4.5 (3) On-chip peripheral I/O area
pp. 77, 93	Addition of Caution to 3.4.9 Programmable peripheral I/O registers and modification of bit units for manipulation and initial values
р. 94	Modification of description in 3.4.11 System wait control register (VSWC)
p. 100	Addition of Note to 4.4 (1) Bus cycle type configuration registers 0, 1 (BCT0, BCT1)
р. 124	Addition of Caution 2 to 6.3.1 (1) DMA source address registers 0H to 3H (DSA0H to DSA3H)
р. 126	Addition of Caution 2 to 6.3.2 (1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)
p. 128	Addition of Cautions 1 and 2 to 6.3.3 DMA transfer count registers 0 to 3 (DBC0 to DBC3)
pp. 131, 132	Modification and addition of description to Caution in 6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)
р. 143	Deletion of Note from Table 6-2 External Bus Cycles During DMA Transfer (Two-Cycle Transfer)
рр. 143, 144	Modification of description in 6.9 Next Address Setting Function and addition of Note
р. 145	Addition of Cautions 1 and 2 to 6.10 DMA Transfer Start Factors
р. 146	Addition of 6.13.1 Restrictions related to DMA transfer forcible termination
p. 148	Modification of description in 6.14 Times Related to DMA Transfer
pp. 148, 149	Addition of 6.15 (5) Restrictions related to automatic clearing of TCn bit of DCHCn register and (6) Read values of DSAn and DDAn registers
р. 150	Modification of description in CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION
p. 244	Addition of Caution 2 to 9.1.5 (2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)
p. 292	Addition of Notes 1 and 2 to 9.2.4 (1) Timer 1/timer 2 clock selection register (PRM02)
p. 328	Addition of Notes 1 and 2 to 9.3.4 (1) Timer 1/timer 2 clock selection register (PRM02)
p. 331	Addition of Notes 1 and 2 to 9.3.4 (3) Timer 2 count clock/control edge selection register 0 (CSE0)
p. 363	Addition of 9.3.6 PWM output operation when timer 2 operates in compare mode
p. 384	Modification of description in Figure 9-92 TM3 Compare Operation Example (Set/Reset Output Mode)
p. 407	Addition of Caution 2 to 10.2.3 (1) Asynchronous serial interface mode register (ASIM0)
p. 418	Addition of Caution to 10.2.5 (3) Continuous transmission operation

Page	Description
p. 435	Addition of description of transfer rate to 10.3.1 Features
p. 438	Modification of description in Cautions 1 and 2 in 10.3.3 (1) Asynchronous serial interface mode registers 10, 20 (ASIM10, ASIM20)
p. 464	Addition of Caution 3 to 10.3.7 (2) (c) Prescaler compare registers 1, 2 (PRSCM1, PRSCM2)
pp. 466, 467	Modification of description in Table 10-8 Baud Rate Generator Setting Data (BRG = fxx/2)
p. 509	Addition of Caution to Table 11-2 Configuration of Messages and Buffers
p. 513	Addition of description to 11.5 Message Processing
р. 532	Addition of description to Note in Figure 11-21 Nominal Bit Time
p. 538	Modification of description in 11.10 (2) CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31) and addition of Note
p. 540	Modification of description in 11.10 (3) CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31) and addition of Note
p. 550	Modification of description in 11.10 (8) CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)
p. 555	Modification of description in 11.10 (11) CAN global interrupt pending register (CGINTP)
p. 556	Modification of description in 11.10 (12) CAN1 interrupt pending register (C1INTP)
p. 557	Addition of Caution to 11.10 (13) CAN stop register (CSTOP)
pp. 558, 559	Modification of description in 11.10 (14) CAN global status register (CGST) and addition of description to Note and Caution
pp. 562, 563	Modification of description in 11.10 (16) CAN main clock selection register (CGCS) and addition of description to Note and Caution
p. 565	Addition of Caution to 11.10 (18) CAN message search start/result register (CGMSS (during write)/CGMSR (during read))
p. 567	Addition of description to 11.10 (19) CAN1 address mask a registers L and H (C1MASKLa and C1MASKHa)
p. 571	Addition of description to Caution in 11.10 (20) CAN1 control register (C1CTRL)
pp. 574, 575	Addition of description to Caution in 11.10 (21) CAN1 definition register (C1DEF)
p. 580	Addition of description to 11.10 (24) CAN1 interrupt enable register (C1IE)
p. 588	Addition of description to 11.10 (28) CAN1 synchronization control register (C1SYNC) and addition of Note
p. 590	Addition of description to Figure 11-27 Initialization Processing
p. 593	Addition of Note to Figure 11-32 CAN1 Synchronization Control Register (C1SYNC) Settings
p. 598	Addition of description to Figure 11-37 Message Buffer Settings
p. 601	Addition of Figure 11-40 CAN Message Status Registers 00 to 31 (M_STAT00 to M_STAT31) Settings
p. 603	Modification of description in Figure 11-42 Setting of Receive Completion Interrupt and Reception Operation Using Reception Polling
p. 604	Addition of Figure 11-43 CAN Message Search Start/Result Register (CGMSS/CGMSR) Settings
p. 606	Addition of description to Figure 11-47 CAN Stop Mode Settings
p. 607	Addition of description to Figure 11-48 Clearing of CAN Stop Mode
p. 608	Modification of description in 11.12 Rules for Correct Setting of Baud Rate
p. 612	Modification of description in Figure 11-50 Sequential Data Read
p. 613	Addition of description to Caution in 11.13.2 Burst read mode

	(3/3
Page	Description
p. 616	Addition of description to 11.16 Cautions on Use
p. 703	Addition of 14.4 Operation of Port Function
p. 769	Addition of Caution to 18.1 (4) (c) Read cycle (CLKOUT synchronous/asynchronous, 1 wait)
p. 770	Addition of Caution to 18.1 (4) (d) Write cycle (CLKOUT synchronous/asynchronous, 1 wait)
p. 771	Addition of Caution to 18.1 (4) (e) Bus hold
p. 774	Addition of Notes 1 and 2 to 18.1 (7) Timer operating frequency
p. 780	Modification of description of VPP supply voltage (VPPL) in Basic Characteristics in 18.2 Flash Memory Programming Mode (μPD70F3116 only)
р. 784	Addition of APPENDIX A NOTES
pp. 802, 805	Addition of Note 22 to MUL, MULU in APPENDIX D D.2 Instruction Set (Alphabetical Order)
p. 806	Modification of description in APPENDIX E REVISION HISTORY

(3/3)

E.2 Revision History up to Previous Edition

The following table shows the revision history up to the previous editions. The "Applied to:" column indicates the chapters of each edition in which the revision was applied.

Edition	Major Revision from Previous Edition	Applied to:		
2nd edition	 Deletion of the following product μPD703117GJ-xxx-UEN 	Throughout		
	 Addition of the following products μPD703116GJ-xxx-UEN, 703116GJ(A)-xxx-UEN, 703116GJ(A1)-xxx-UEN, 70F3116GJ(A)-UEN, 70F3116GJ(A1)-UEN 			
	 Change of status of the following product from "under development" to "developed" μPD70F3116GJ-UEN 			
	 Clarification of bits defined as reserved words in the device file (names of bits whose numbers are in angle brackets) 			
	Addition of Table 1-1 Differences Between V850E/IA1 and V850E/IA2	CHAPTER 1		
	Addition of Table 1-2 Differences Between V850E/IA1 and V850E/IA2 Register Setting Values	INTRODUCTION		
	Modification of description in 1.3 Applications			
	Modification of description in 1.4 Ordering Information	1		
	Modification of Caution in 1.5 Pin Configuration			
	Addition of 1.7 Differences Between Products			
	Modification of pin status of ASTB (PCT6) and HLDRQ (PCM3) pins in 2.2 Pin Status	CHAPTER 2 PIN		
	Modification of description in 2.4 Types of Pin I/O Circuit and Connection of Unused Pins	FUNCTIONS		
	Modification of I/O circuit type from 5-K to 5-AC in 2.5 Pin I/O Circuits			
	Modification of description in 3.4.5 (1) (a) Memory map	CHAPTER 3 CF		
	Modification of description in 3.4.5 (2) Internal RAM area	FUNCTION		
	Addition of Note and modification of Caution in 3.4.5 (3) On-chip peripheral I/O area			
	Deletion of part of description in 3.4.7 (1) Program space			
	Modification of part of description in example of wrap-around application in 3.4.7 (2) Data space			
	Modification of Figure 3-6 Recommended Memory Map			
	Modification of description in 3.4.8 Peripheral I/O registers			
	Modification of description in 3.4.9 Programmable peripheral I/O registers			
	Modification of bit name in 3.4.9 (1) Peripheral area selection control register (BPC)			
	Modification of description of programmable peripheral I/O register area in 3.4.9 Programmable peripheral I/O registers			
	Modification of description on bits that can be manipulated, modification of description in table, and addition of Remark in 3.4.11 System wait control register (VSWC)			
	Modification and addition of description in 4.2.1 Pin status during internal ROM, internal RAM, and peripheral I/O access	CHAPTER 4 BUS CONTROL		
	Addition of Note in 4.3 Memory Block Function	FUNCTION		
	Addition of Caution in 4.3.1 (1) Chip area selection control registers 0, 1 (CSC0, CSC1)			

Edition	Major Revision from Previous Edition	Applied to:		
2nd	Modification of description in table in 4.5.1 Number of access clocks	CHAPTER 4		
edition	Addition of Caution in 4.6.1 (2) Address wait control register (AWC)	BUS CONTROL		
	Modification of timing chart in Figure 4-2 Example of Wait Insertion			
	Addition of description in 4.8.1 Function outline			
	Modification of description in 4.9 Bus Priority Order			
	Modification of description (1) in 4.10.1 Program space			
	Modification of timing chart in Figure 5-1 SRAM, External ROM, External I/O Access Timing	CHAPTER 5 MEMORY ACCESS CONTROL FUNCTION		
	Addition of description in 6.3.3 DMA transfer count registers 0 to 3 (DBC0 to DBC3)	CHAPTER 6 DMA		
	Addition of Caution and modification of bit settings in 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)	CHAPTER 6 DM/ FUNCTIONS (DM/ CONTROLLER)		
	Modification of description and Caution in 6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)			
	Modification of description on bits that can be manipulated in 6.3.6 DMA disable status register (DDIS)			
	Modification of description on bits that can be manipulated in 6.3.7 DMA restart register (DRST)			
	Modification of description and addition of bit names and bit description in 6.3.8 DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)			
	Addition of description in 6.5.1 Single transfer mode			
	Addition of description in 6.5.2 Single-step transfer mode			
	Addition of Caution in 6.6.1 Two-cycle transfer			
	Modification of description in 6.7.1 Transfer type and transfer object			
	Modification of description in Table 6-1 Relationship Between Transfer Type and Transfer Object			
	Addition and deletion of description in Table 6-2 External Bus Cycles During DMA Transfer (Two-Cycle Transfer)			
	Addition of Caution in 6.8 DMA Channel Priorities			
	Addition of part of description in Remark in 6.13 Forcible Termination			
	Modification of description in 6.14 (3) Times related to DMA transfer			
	Addition of 6.14 (5) DMA start factor			
	Modification of description in CHAPTER 7 INTERRUPT/EXCEPTION PROCESSING FUNCTION	CHAPTER 7 INTERRUPT/		
	Modification of description in Table 7-1 Interrupt/Exception Source List	EXCEPTION PROCESSING		
	Modification of description in Figure 7-2 Acknowledging Non-Maskable Interrupt Request	FUNCTION		
	Addition of Caution in 7.3.5 Interrupt mask registers 0 to 3 (IMR0 to IMR3)			
	Addition of Caution and modification of bit description in 7.3.8 (2) Signal edge selection registers 10, 11 (SESA10, SESA11)			
	Addition of Caution in 7.3.8 (3) Valid edge selection register (SESC)	1		

E al l'a		(3/10
Edition	Major Revision from Previous Edition	Applied to:
2nd edition	Addition of Caution and addition of Caution in bit description in 7.3.8 (4) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)	CHAPTER 7 INTERRUPT/
	Modification of description in Figure 7-14 Pipeline Operation at Interrupt Request Acknowledgement (Outline)	EXCEPTION PROCESSING FUNCTION
	Addition and modification of description in 7.8 Periods in Which Interrupts Are Not Acknowledged	FUNCTION
	Modification of description in 8.3.1 Direct mode	CHAPTER 8
	Addition of description on Caution in 8.3.2 PLL mode	CLOCK GENERATION
	Modification of description on bit that can be manipulated and data setting sequence to CKC, and modification of Caution in 8.3.4 Clock control register (CKC)	FUNCTION
	Modification of register symbol and initial value in 8.4 PLL Lockup	
	Modification of Note in Figure 8-1 Power Save Mode State Transition Diagram	
	Modification of data setting sequence to PSC and Caution in 8.5.2 (3) Power save control register (PSC)	
	Modification of description in Table 8-4 Operation Status in IDLE Mode	
	Addition of Note and addition and modification of description in 8.5.4 (2) Release of IDLE mode	
	Modification of description in Table 8-6 Operation Status in Software STOP Mode	
	Addition of Note and addition and modification of description in 8.5.5 (2) Release of software STOP mode	
	Addition and modification of description and modification of timing chart in 8.6.1 (1) Securing the time using an on-chip time base counter	
	Modification of timing chart in 8.6.1 (2) Securing the time according to the signal level width (RESET pin input)	
	Modification of description in Table 8-8 Counting Time Examples ($fxx = 10 \times fx$)	
	Modification of Figure 9-1 Block Diagram of Timer 0 (Mode 0: Symmetric Triangular Wave, Mode 1: Asymmetric Triangular Wave)	CHAPTER 9 TIMER/COUNTER
	Modification of Figure 9-2 Block Diagram of Timer 0 (Mode 2: Sawtooth Wave)	FUNCTION (REAL- TIME PULSE UNIT)
	Addition of Caution in Table 9-1 Timer 0 Operation Modes	
	Addition of Caution in 9.1.3 (3) Dead-time timer reload registers 0, 1 (DTRR0, DTRR1)	
	Modification of bit names in 9.1.4 (2) Timer control registers 00, 01 (TMC00, TMC01)	
	Addition of description, modification of bit names, and addition of Caution in bit description in 9.1.4 (3) Timer unit control registers 00, 01 (TUC00, TUC01)	
	Addition of bit names and bit descriptions in 9.1.4 (4) Timer output mode registers 0, 1 (TOMR0, TOMR1)	
	Addition of Figure 9-7 Output Waveforms of TO000 and TO001 in PWM Mode 0 (Symmetric Triangular Waves) (Without Dead Time (TM0CED0 Bit = 1))	
	Addition of Figure 9-8 Output Waveforms of TO000 and TO001 in PWM Mode 0 (Symmetric Triangular Waves) (With Dead Time (TM0CED0 Bit = 0))	
	Modification of bit names in 9.1.4 (5) PWM output enable registers 0, 1 (POER0, POER1)]
	Addition of Caution, modification of bit names and bit descriptions, and addition of Figures 9-9 to 9-14 in 9.1.4 (6) PWM software timing output registers 0, 1 (PSTO0, PSTO1)	

Edition	Major Revision from Previous Edition	Applied to:
2nd	Addition of Remark in 9.1.5 Operation	CHAPTER 9
edition	Addition of Remark in Figure 9-30 Operation Timing in PWM Mode 2 (Sawtooth Wave)	TIMER/COUNTER FUNCTION (REAL-
	Modification of Figure 9-45 Block Diagram of Timer 1	TIME PULSE UNIT
	Modification of bit names and addition of Caution in bit description in 9.2.4 (3) Timer control registers 10, 11 (TMC10, TMC11)	
	Modification of bit description in 9.2.4 (5) Signal edge selection registers 10, 11 (SESA10, SESA11)	
	Modification of bit names in 9.2.4 (7) Status registers 0, 1 (STATUS0, STATUS1)	
	Modification of description in Table 9-8 Timer 2 Configuration List	
	Addition of Table 9-9 Capture/Compare Operation Sources	
	Addition of Table 9-10 Output Level Sources During Timer Output	
	Modification of Figure 9-62 Block Diagram of Timer 2	
	Addition of Caution in 9.3.3 (3) Timer 2 sub-channel n main capture/compare register (CVPEn0) (n = 1 to 4)	
	Addition of Caution in 9.3.3 (4) Timer 2 sub-channel n sub capture/compare register (CVSEn0) (n = 1 to 4)	
	Modification of description on bits that can be manipulated in 9.3.4 (2) Timer 2 clock stop register 0 (STOPTE0)	
	Modification of description on bits that can be manipulated in 9.3.4 (3) Timer 2 count clock/control edge selection register 0 (CSE0)	
	Modification of description on bits that can be manipulated in 9.3.4 (4) Timer 2 sub- channel input event edge selection register 0 (SESE0)	
	Modification of description on bits that can be manipulated, addition of Caution, and addition of Caution in bit description in 9.3.4 (5) Timer 2 time base control register 0 (TCRE0)	
	Modification of description on bits that can be manipulated in 9.3.4 (6) Timer 2 output control register 0 (OCTLE0)	
	Addition of Caution in bit description in 9.3.4 (8) Timer 2 sub-channel 1, 2 capture/compare control register (CMSE120)	
	Addition of Caution in bit description in 9.3.4 (9) Timer 2 sub-channel 3, 4 capture/compare control register (CMSE340)	
	Modification of description on bits that can be manipulated and modification of initial value in 9.3.4 (10) Timer 2 time base status register 0 (TBSTATE0)	
	Modification of description on bits that can be manipulated in 9.3.4 (11) Timer 2 capture/compare 1 to 4 status register 0 (CCSTATE0)	
	Modification of description on bits that can be manipulated in 9.3.4 (12) Timer 2 output delay register 0 (ODELE0)	
	Modification of Caution in 9.4.3 (1) (a) Selection of the external count clock	
	Addition of Caution and modification of bit names in 9.4.4 (2) Timer control register 30 (TMC30)	
	Addition of Caution in 9.4.5 (1) Count operation	
	Modification of Figure 9-88 Compare Operation Example	

Edition	Major Revision from Previous Edition	(5/1 Applied to:	
2nd edition	Addition of Note and deletion of Caution in Figure 9-95 Cycle Measurement Operation Timing Example	CHAPTER 9 TIMER/COUNTER	
	Modification of Figure 9-97 Example of Timing During TM4 Operation	FUNCTION (REAL	
	Modification of bit names in 9.5.4 (1) Timer control register 4 (TMC4)	TIME PULSE UNIT	
	Modification of Figure 9-98 TM4 Compare Operation Example		
	Addition of Caution and modification of bit names and bit descriptions in 10.2.3 (1) Asynchronous serial interface mode register 0 (ASIM0)	CHAPTER 10 SERIAL	
	Modification of description on bits that can be manipulated in 10.2.3 (2) Asynchronous serial interface status register 0 (ASIS0)	INTERFACE FUNCTION	
	Modification of bit names and addition of Caution in bit description in 10.2.3 (3) Asynchronous serial interface transmission status register 0 (ASIF0)		
	Modification of description on bits that can be manipulated in 10.2.3 (4) Reception buffer register 0 (RXB0)		
	Modification of description on bits that can be manipulated in 10.2.3 (5) Transmission buffer register 0 (TXB0)		
	Addition and modification of description in 10.2.5 (3) Continuous transmission operation		
	Addition of Figure 10-4 Continuous Transmission Processing Flow		
	Addition of Note and modification of description in table in Figure 10-5 Continuous Transmission Starting Procedure		
	Modification of description in table in Figure 10-6 Continuous Transmission End Procedure		
	Addition of Caution in Figure 10-7 Asynchronous Serial Interface Reception Completion Interrupt Timing		
	Modification of description on bits that can be manipulated and addition of Caution in 10.2.6 (2) (a) Clock selection register 0 (CKSR0)		
	Modification of description on bits that can be manipulated in 10.2.6 (2) (b) Baud rate generator control register 0 (BRGC0)		
	Addition of baud rate item in Table 10-3 Baud Rate Generator Setting Data		
	Addition of (2) in 10.2.7 Precautions		
	Modification of bit names in 10.3.3 (1) Asynchronous serial interface mode registers 10, 20 (ASIM10, ASIM20)		
	Modification of bit names in 10.3.3 (3) Asynchronous serial interface status registers 1, 2 (ASIS1, ASIS2)		
	Modification of description on bits that can be manipulated in 10.3.3 (4) 2-frame continuous reception buffer registers 1, 2 (RXB1, RXB2)/reception buffer registers L1, L2 (RXBL1, RXBL2)		
	Addition of Caution in 10.3.4 (1) Reception completion interrupt (INTSRn)		
	Addition of 10.3.5 (3) Continuous transmission of 3 or more frames		
	Modification of bit names in 10.3.7 (2) (b) Prescaler mode registers 1, 2 (PRSM1, PRSM2)		
	Modification of description on bits that can be manipulated in 10.3.7 (2) (c) Prescaler compare registers 1, 2 (PRSCM1, PRSCM2)		
	Addition of 10.3.7 (3) Allowable baud rate range during reception		

Edition	Major Revision from Previous Edition	Applied to:
2nd edition	Addition of 10.3.7 (4) Transfer rate in 2-frame continuous reception	CHAPTER 10
	Modification of bit names in 10.4.3 (1) Clocked serial interface mode registers 0, 1 (CSIM0, CSIM1)	SERIAL INTERFACE FUNCTION
	Modification of description on bits that can be manipulated in 10.4.3 (4) Clocked serial interface reception buffer registers L0, L1 (SIRBL0, SIRBL1)	
	Modification of description on bits that can be manipulated in 10.4.3 (6) Clocked serial interface read-only reception buffer registers L0, L1 (SIRBEL0, SIRBEL1)	
	Modification of description on bits that can be manipulated in 10.4.3 (8) Clocked serial interface transmission buffer registers L0, L1 (SOTBL0, SOTBL1)	
	Modification of description on bits that can be manipulated in 10.4.3 (10) Clocked serial interface initial transmission buffer registers L0, L1 (SOTBFL0, SOTBFL1)	
	Modification of description on bits that can be manipulated in 10.4.3 (12) Serial I/O shift registers L0, L1 (SIOL0, SIOL1)	
	Modification of description on bits that can be manipulated in 10.4.6 (2) (c) Prescaler compare register 3 (PRSCM3)	
	Modification of Figure 11-1 Block Diagram of FCAN	CHAPTER 11
	Addition of description in 11.5 Message Processing	FCAN CONTROLLER
	Modification of description in Table 11-6 Data Length Code Settings	CONTROLLER
	Modification of description in 11.8.7 (1) Prescaler	
	Modification of description in 11.8.7 (2) Nominal bit time (8 to 25 time quantum)	
	Addition of Caution and modification of bit description in 11.10 (2) CAN message data length registers 00 to 31 (M_DLC00 to M_DLC31)	
	Deletion of one of Notes for bits, addition of Caution and modification of bit description in 11.10 (3) CAN message control registers 00 to 31 (M_CTRL00 to M_CTRL31)	
	Addition of Caution in bit description in 11.10 (4) CAN message time stamp registers 00 to 31 (M_TIME00 to M_TIME31)	
	Modification of description in 11.10 (6) CAN message ID registers L00 to L31 and H00 to H31 (M_IDL00 to M_IDL31 and M_IDH00 to M_IDH31)	
	Deletion of part of bit description in 11.10 (7) CAN message configuration registers 00 to 31 (M_CONF00 to M_CONF31)	
	Addition of bit description in 11.10 (8) CAN message status registers 00 to 31 (M_STAT00 to M_STAT31)	
	Modification of description on bits that can be manipulated, modification of Caution in bit description, and addition of Note in 11.10 (14) CAN global status register (CGST)	
	Modification of description on bits that can be manipulated in 11.10 (15) CAN global interrupt enable register (CGIE)	
	Modification of Figure 11-25 FCAN Clocks	
	Modification of bit description in 11.10 (18) CAN message search start/result register (CGMSS (during write)/CGMSR (during read))	
	Addition of Caution and deletion of part of bit description in 11.10 (19) CAN1 address mask a registers L and H (C1MASKLa and C1MASKHa)	
	Addition of Caution and addition of bit description in 11.10 (20) CAN1 control register (C1CTRL)	

Edition	Major Revision from Previous Edition	Applied to:
2nd edition	Modification of description on bits that can be manipulated, addition and deletion of bit description, and deletion of Caution and modification of bit description in 11.10 (21) CAN1 definition register (C1DEF)	CHAPTER 11 FCAN CONTROLLER
	Modification of description on bits that can be manipulated in 11.10 (24) CAN1 interrupt enable register (C1IE)	
	Modification of bit settings in 11.10 (25) CAN1 bus active register (C1BA)	
	Modification of Caution and bit settings in 11.10 (28) CAN1 synchronization control register (C1SYNC)	
	Modification of Figure 11-28 CAN Global Interrupt Enable Register (CGIE) Settings	
	Modification of Figure 11-35 CAN1 Address Mask a Registers L and H (C1MASKLa and C1MASKHa) (a = 0 to 3) Settings	
	Modification of 11.11.3 Receive setting	
	Modification of Figure 11-44 CAN Stop Mode Settings	
	Modification of Figure 11-45 Clearing of CAN Stop Mode	
	Modification of description in 11.12 Rules for Correct Setting of Baud Rate	
	Modification of description in 11.14.2 Burst read mode	
	Addition of description in 11.15.1 Interrupts that are generated for FCAN controller	
	Modification of description in 11.15.2 Interrupts that are generated for global CAN interface	
	Addition of <2> and <3> in 11.17 Cautions on Use	
	Addition of description in 12.1 (2) Event detection function	CHAPTER 12 NBD FUNCTION (µPD70F3116)
	Modification of Figure 12-1 Image of NBD Space	
	Addition of description in 12.4.1 (1) (b) Read command	
	Addition of Caution in 12.4.2 (2) (b) NBD event address register (EVTU_A)	
	Addition of description for NBDLL, modification of description on bits that can be manipulated, and deletion of part of Remark in 12.5 (1) RAM access data buffer register L (NBDL)	
	Addition of description for NBDHL, modification of description on bits that can be manipulated, and deletion of part of Remark in 12.5 (2) RAM access data buffer register H (NBDH)	
	Addition of description to (1) in 12.6.1 General restrictions	
	Addition of description and Caution to (4) in 12.6.3 Restrictions related to NBD event trigger function	
	Modification of description on bits that can be manipulated, modification of bit names, and addition of bit descriptions in 13.3 (1) A/D scan mode registers 00 and 10 (ADSCM00, ADSCM10)	CHAPTER 13 A/D CONVERTER
	Modification of description on bits that can be manipulated and modification of bit description in 13.3 (2) A/D scan mode registers 01 and 11 (ADSCM01, ADSCM11)	
	Modification of description on bits that can be manipulated and modification of bit names in 13.3 (3) A/D voltage detection mode registers 0 and 1 (ADETM0, ADETM1)	
	Addition of description in 13.10.4 (1) HALT mode	
	Modification of description in 13.10.4 (2) IDLE mode, software STOP mode	

Edition	Major Revision from Previous Edition	Applied to:
2nd edition	Addition of 13.10.6 Timing that makes the A/D conversion result undefined	CHAPTER 13 A/D CONVERTER
	Addition of 13.11 How to Read A/D Converter Characteristics Table	
	Modification of block type and addition of Caution in 14.2 (1) Functions of each port	CHAPTER 14
	Modification of Figure 14-2 Type B Block Diagram	PORT FUNCTIONS
	Modification of Figure 14-3 Type C Block Diagram	
	Modification of Figure 14-4 Type D Block Diagram	
	Addition of Figure 14-5 Type E Block Diagram	
	Modification of Figure 14-8 Type H Block Diagram	
	Modification of Figure 14-9 Type J Block Diagram	
	Modification of Figure 14-10 Type M Block Diagram	
	Modification of Figure 14-11 Type N Block Diagram	
	Modification of Figure 14-12 Type O Block Diagram	
	Addition of Figure 14-13 Type P Block Diagram	
	Modification of block type in 14.3.2 (1) Operation in control mode	
	Modification of block type in 14.3.6 (1) Operation in control mode	
	Modification of block type in 14.3.9 (1) Operation in control mode	
	Modification of block type in 14.3.10 (1) Operation in control mode	
	Addition of Caution and addition of Caution in bit description in 14.4.3 (1) Timer 2 input filter mode registers 0 to 5 (FEM0 to FEM5)	
	Addition and modification of description in Table 15-2 Initial Values of CPU, Internal RAM, and On-Chip Peripheral I/O After Reset	CHAPTER 15 RESET FUNCTION
	Addition of Caution in 16.2 Writing by Flash Programmer	CHAPTER 16
	Addition of Note in Table 16-1 Connection of V850E/IA1 Flash Programming Adapter (FA-144GJ-8EU)	FLASH MEMORY (µPD70F3116)
	Addition of batch erase command in erase item in Table 16-4 Commands for Controlling Flash Memory	
	Addition of 16.7.3 Outline of self-programming interface	
	Addition of 16.7.5 Software environment	
	Addition of 16.7.6 Self-programming function number	
	Addition of 16.7.7 Calling parameters	
	Addition of 16.7.8 Contents of RAM parameters	
	Addition of 16.7.9 Errors during self-programming	
	Addition of 16.7.10 Flash information	
	Addition of 16.7.11 Area number	
	Addition of initial value 00H and modification of Caution in 16.7.12 Flash programming mode control register (FLPMC)	
	Addition of 16.7.13 Calling device internal processing	
	Addition of 16.7.14 Erasing flash memory flow	
	Addition of 16.7.15 Continuous writing flow	

		(9/10)
Edition	Major Revision from Previous Edition	Applied to:
2nd	Addition of 16.7.16 Internal verify flow	CHAPTER 16
edition	Addition of 16.7.17 Acquiring flash information flow	FLASH MEMORY (µPD70F3116)
	Addition of 16.7.18 Self-programming library	
	Modification of Caution in 16.8 How to Distinguish Flash Memory and Mask ROM Versions	
	Addition of CHAPTER 17 TURNING ON/OFF POWER	CHAPTER 17 TURNING ON/OFF POWER
	Modification of description in B.2 Instruction Set (Alphabetical Order)	APPENDIX B INSTRUCTION SET LIST
3rd edition	Modification of description in 4.2.1 Pin status during internal ROM, internal RAM, and on- chip peripheral I/O access	CHAPTER 4 BUS CONTROL FUNCTION
	Addition of description to 6.3.1 DMA source address registers 0 to 3 (DSA0 to DSA3)	CHAPTER 6 DMA
	Addition of description to 6.3.1 (1) DMA source address registers 0H to 3H (DSA0H to DSA3H)	FUNCTIONS (DMA CONTROLLER)
	Addition of description to 6.3.2 DMA destination address registers 0 to 3 (DDA0 to DDA3)	
	Addition of description to 6.3.2 (1) DMA destination address registers 0H to 3H (DDA0H to DDA3H)	
	Addition of description to 6.3.3 DMA transfer count registers 0 to 3 (DBC0 to DBC3)	
	Addition of description to 6.3.4 DMA addressing control registers 0 to 3 (DADC0 to DADC3)	
	Addition of description to 6.3.5 DMA channel control registers 0 to 3 (DCHC0 to DCHC3)	
	Addition and modification of description in 6.3.6 DMA disable status register (DDIS)	
	Addition of description to 6.3.7 DMA restart register (DRST)	
	Addition of description to 6.3.8 DMA trigger factor registers 0 to 3 (DTFR0 to DTFR3)	
	Modification of description in Table 6-1 Relationship Between Transfer Type and Transfer Object	
	Modification of description in Remark in 6.7.1 Transfer type and transfer object	
	Modification and addition of description in 6.9 Next Address Setting Function	
	Modification of description in 6.11 Forcible Interruption	
	Modification of description in 6.14 (4) Bus arbitration for CPU	
	Addition of 6.14 (6) Execution of program and DMA transfer in internal RAM	
	Addition of Caution to 7.3.4 Interrupt control register (xxICn)	
	Addition of Caution to 7.3.6 In-service priority register (ISPR)	

		(10/10)
Edition	Major Revision from Previous Edition	Applied to:
3rd edition	Modification of description in Remark in 9.1.5 (2) PWM mode 0: Triangular wave modulation (right-left symmetric waveform control)	CHAPTER 9 TIMER/COUNTER FUNCTION (REAL- TIME PULSE UNIT)
	Addition of Caution to 14.2 (1) Functions of each port	CHAPTER 14
	Modification of description in Figure 14-14 Example of Noise Elimination Timing	PORT FUNCTIONS
	Addition of CHAPTER 18 ELECTRICAL SPECIFICATIONS	CHAPTER 18 ELECTRICAL SPECIFICATIONS
	Addition of CHAPTER 19 PACKAGE DRAWING	CHAPTER 19 PACKAGE DRAWING
	Addition of CHAPTER 20 RECOMMENDED SOLDERING CONDITIONS	CHAPTER 20 RECOMMENDED SOLDERING CONDITIONS
	Addition of APPENDIX A NOTES ON TARGET SYSTEM DESIGN	APPENDIX A NOTES ON TARGET SYSTEM DESIGN
	Addition of APPENDIX E REVISION HISTORY	APPENDIX E REVISION HISTORY